Data Flow Verification in SoC Using Formal Techniques

Hardware security is becoming increasingly critical in SoC designs. A SoC integrates several modules to form a larger system. To reduce the time-to-market and design efforts, reusable, pretested modules called intellectual properties (IPs) are incorporated in the design. Hence, designing mainly relies on interconnection of modules that may lead to unintentional functional paths. As SoC may contain several secure and non-secure modules, data propagation in the design must be carefully analyzed. There exist various forms of security attacks like tampering, repudiation and privilege elevation. These attacks may affect system manufacturers, system designers or the end users. A designer invests a lot on design in terms of both money and time, and SoC protection becomes highly important. Security Path Verification (SPV) App of JasperGold Tool by Cadence is used to check the sanctity of the data in the design. SPV uses formal techniques to verify the data propagation in the design.