A gate resizing technique for high reduction in power consumption

With the advent of portable and high density microelectronic devices, the power dissipation of VLSI circuits is becoming a critical concern. In this paper we propose a post-mapping technique that can reduce the power dissipation by performing gate resizing. This technique consists of replacing some gates of the circuit with devices in a complete cell library having smaller area and, therefore, smaller gate capacitance with lower power consumption. The slack time of each gate in the circuit is first computed to determine the set of gates that can be down-sized. A global optimization procedure based on integer linear programming and the simplex method is then applied to determine the best overall gate resizing solution. Experimental results on benchmark circuits have shown a power reduction in the range from 2.8 to 27.9% compared to circuits without resizing. The most relevant features of our technique are that it is applicable to large digital circuits and gives an optimal resizing solution in a short computation time (no more than 15.8 seconds).

[1]  S. E C T I O N.  A Systems Perspective , 2022 .

[2]  Sharad Malik,et al.  A Survey of Optimization Techniques Targeting Low Power VLSI Circuits , 1995, 32nd Design Automation Conference.

[3]  Farid N. Najm,et al.  A survey of power estimation techniques in VLSI circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[5]  How-Rern Lin,et al.  Power reduction by gate sizing with path-oriented slack calculation , 1995, ASP-DAC '95.

[6]  Olivier Coudert,et al.  Gate sizing: a general purpose optimization approach , 1996, Proceedings ED&TC European Design and Test Conference.

[7]  R. Faure,et al.  Introduction to operations research , 1968 .

[8]  Olivier Coudert,et al.  New algorithms for gate sizing: a comparative study , 1996, DAC '96.

[9]  Massoud Pedram,et al.  Multi-level Network Optimization For Low Power , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[10]  Massoud Pedram Sasan Iman.  Logic Extraction and Factorization for Low Power , 1995, 32nd Design Automation Conference.

[11]  Enrico Macii,et al.  A symbolic method to reduce power consumption of circuits containing false paths , 1994, ICCAD '94.

[12]  De-Sheng Chen,et al.  An exact algorithm for low power library-specific gate re-sizing , 1996, DAC '96.

[13]  Sharad Malik,et al.  Technology Mapping for Low Power , 1993, 30th ACM/IEEE Design Automation Conference.

[14]  Kurt Keutzer,et al.  Estimation of average switching activity in combinational and sequential circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[15]  Bernhard Rohfleisch,et al.  Reducing power dissipation after technology mapping by structural transformations , 1996, DAC '96.

[16]  Chi-Ying Tsui,et al.  Power efficient technology decomposition and mapping under an extended power consumption model , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Trevor York,et al.  Book Review: Principles of CMOS VLSI Design: A Systems Perspective , 1986 .

[18]  David Hung-Chang Du,et al.  Path sensitization in critical path problem , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[19]  Massoud Pedram,et al.  Logic extraction and factorization for low power , 1995, DAC '95.