CAD-Directed SEU Susceptibility Reduction in FPGA Circuits Designs

This paper presents a SEU-mitigative placement and route of circuits in the FPGAs which is based on the popular placement and route tool. The tool is modified so that during placement and routing, decisions are taken with awareness of SEU-mitigation and no redundancies during the placement and routing are used but the algorithms are based on the SEU avoidance. We have investigated the effect of this tool on several MCNC benchmarks and the results of the placement and routing have been compared to the traditional one. The evaluations of results show that placement and routing can decrease the SEU rate of circuits implemented on FPGAs about 22%. However, it increases critical path delay and power consumptions of the circuits.

[1]  Luigi Carro,et al.  On the optimal design of triple modular redundancy logic for SRAM-based FPGAs , 2005, Design, Automation and Test in Europe.

[2]  Vaughn Betz,et al.  Timing-driven placement for FPGAs , 2000, FPGA '00.

[3]  C.K. Filho,et al.  Improving Reliability of SRAM-Based FPGAs by Inserting Redundant Routing , 2006, IEEE Transactions on Nuclear Science.

[4]  Seyed Ghassem Miremadi,et al.  Dependability evaluation of Altera FPGA-based embedded systems subjected to SEUs , 2007, Microelectron. Reliab..

[5]  Paul Graham,et al.  Accelerator validation of an FPGA SEU simulator , 2003 .

[6]  Seyed Ghassem Miremadi,et al.  Evaluation of fault-tolerant designs implemented on SRAM-based FPGAs , 2004, 10th IEEE Pacific Rim International Symposium on Dependable Computing, 2004. Proceedings..

[7]  Massimo Violante,et al.  A new reliability-oriented place and route algorithm for SRAM-based FPGAs , 2006, IEEE Transactions on Computers.

[8]  Guido Masera,et al.  A new approach to compress the configuration information of programmable devices , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[9]  Carl Carmichael,et al.  Triple Module Redundancy Design Techniques for Virtex FPGAs, Application Note 197 , 2001 .

[10]  Jonathan Rose,et al.  A detailed router for field-programmable gate arrays , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.