Methodology for Increasing Reliability of FPGA Design via Partial Reconfiguration

In the paper, the activities which aim at developing a methodology of fault tolerant systems design into FPGA platforms are presented. The methodology supports the detection and localization of soft errors in the design and recovery mechanism which is based on the principles of partial dynamic reconfiguration of the chip. The main features of methodology are presented in the paper.

[1]  Zdenek Kotásek,et al.  Digital Systems Architectures Based on On-line Checkers , 2008, 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools.

[2]  Marco D. Santambrogio,et al.  TMR and Partial Dynamic Reconfiguration to mitigate SEU faults in FPGAs , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).

[3]  Zdenek Kotásek,et al.  Modern fault tolerant architectures based on partial dynamic reconfiguration in FPGAs , 2010, 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[4]  John M. Emmert,et al.  A survey of fault tolerant methodologies for FPGAs , 2006, TODE.

[5]  Sandi Habinc,et al.  Dynamic Partial Reconfiguration in Space Applications , 2009, 2009 NASA/ESA Conference on Adaptive Hardware and Systems.