Layout Optimization of ESD Protection Diodes for High-Frequency I/Os

Layout options for CMOS ESD diodes' p-n junction geometry and metal routing are investigated in this paper. Experiments are performed using 90- and 180-nm technologies. Using the figures of merit ICP/C and R ON * C, it is shown that twin-well stripe diodes with nonminimum diffusion width and high-level broadside routing are optimum for gigahertz-frequency I/Os. In addition, the suitability of ESD diodes formed with the isolated P-well/deep N-well diffusions available in triple-well technologies is evaluated for high-speed I/O applications.

[1]  R. Gauthier,et al.  Semiconductor process and structural optimization of shallow trench isolation-defined and polysilicon-bound source/drain diodes for ESD networks , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[2]  P. Mortini,et al.  Investigation on different ESD protection strategies devoted to 3.3 V RF applications (2 GHz) in a 0.18 /spl mu/m CMOS process , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[3]  R.M.D.A. Velghe,et al.  Diode network used as ESD protection in RF applications , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.

[4]  Eugene R. Worley,et al.  Optimization of input protection diode for high speed applications , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[5]  P. Mortini,et al.  Investigation on different ESD protection strategies devoted to 3.3V RF applications (2GHz) in a 0.18μm CMOS process , 2002 .

[6]  Tung-Yang Chen,et al.  Low-leakage diode string designs using triple-well technologies for RF-ESD applications , 2003 .

[7]  Shiao-Shien Chen,et al.  Low-leakage diode string designs using triple-well technologies for RF-ESD applications , 2003, IEEE Electron Device Letters.

[8]  Ming-Dou Ker,et al.  ESD protection design with the low-leakage-current diode string for RF circuits in BiCMOS SiGe process , 2005, 2005 Electrical Overstress/Electrostatic Discharge Symposium.

[9]  M. Muhammad,et al.  Study of factors limiting ESD diode performance in 90nm CMOS technologies and beyond , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[10]  E. Rosenbaum,et al.  Diode-based tuned ESD protection for 5.25-GHz CMOS LNAs , 2005, 2005 Electrical Overstress/Electrostatic Discharge Symposium.

[11]  C. Duvvury,et al.  Analysis of ESD protection components in 65nm CMOS technology: Scaling perspective and impact on ESD design window , 2005, 2005 Electrical Overstress/Electrostatic Discharge Symposium.

[12]  A. Bravaix,et al.  Ultra-thin gate oxide reliability in the ESD time domain , 2006, 2006 Electrical Overstress/Electrostatic Discharge Symposium.

[13]  Ming-Dou Ker,et al.  ESD-Protection Design With Extra Low-Leakage-Current Diode String for RF Circuits in SiGe BiCMOS Process , 2006, IEEE Transactions on Device and Materials Reliability.

[14]  E. Rosenbaum,et al.  A Kelvin transmission line pulsing system with optimized oscilloscope ranging , 2007, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).

[15]  T. Smedes,et al.  Harmful voltage overshoots due to turn-on behaviour of ESD protections during fast transients , 2007, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).

[16]  E. Rosenbaum,et al.  Layout guidelines for optimized ESD protection diodes , 2007, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).