NoC datapath for polymorphic processors in embedded systems

Polymorphic processing has the goal of producing a processor combining the advantages of general purpose processing with the significant gains achievable by custom application specific computing. To achieve these ends a novel polymorphic processor architecture is presented. Incorporating networking on a chip (NoC) techniques into the datapath design has the potential to provide noticeable advantages when compared to a traditional processor datapath, especially for reconfigurable platforms such as FPGAs. This paper presents an architecture integrating NoC concepts into the design of a processor datapath in order to create a polymorphic processor. The paper will further explore and analyze the effect of topology choices and NoC design on the performance of polymorphic processors with specific focus on the impacts of NoC datapath integration.

[1]  Benno Stabernack,et al.  Profiling-Based Hardware/Software Co-Exploration for the Design of Video Coding Architectures , 2009, IEEE Transactions on Circuits and Systems for Video Technology.

[2]  George Theodoridis,et al.  The ARISE Approach for Extending Embedded Processors With Arbitrary Hardware Accelerators , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  L. Benini,et al.  Xpipes: a network-on-chip architecture for gigascale systems-on-chip , 2004, IEEE Circuits and Systems Magazine.

[4]  Ran Ginosar,et al.  The Power of Priority: NoC Based Distributed Cache Coherency , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[5]  Wayne Luk,et al.  Customizable elliptic curve cryptosystems , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Todd M. Austin,et al.  Polymorphic On-Chip Networks , 2008, 2008 International Symposium on Computer Architecture.

[7]  Scott Hauck,et al.  Reconfigurable computing: a survey of systems and software , 2002, CSUR.

[8]  Erdal Oruklu,et al.  FPGA-Based Configurable Frequency-Diverse Ultrasonic Target-Detection System , 2011, IEEE Transactions on Industrial Electronics.

[9]  Kees Goossens,et al.  AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.

[10]  Luca Benini,et al.  Synthesis of Predictable Networks-on-Chip-Based Interconnect Architectures for Chip Multiprocessors , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Frank Vahid,et al.  A quantitative analysis of the speedup factors of FPGAs over processors , 2004, FPGA '04.

[12]  J. Saniie,et al.  NOVA interconnect for dynamically reconfigurable NoC systems , 2007, 2007 IEEE International Conference on Electro/Information Technology.

[13]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .