On the generation of test patterns for combinational circuits