Accurate Simulation Environment for Signal Isolation in Mixed-Signal Design

The steps in developing an accurate simulation environment for signal isolation, applicable in mixed-signal design, is described. Substrate environment is the primary focus for this environment. The development and validation of associated technology files, fundamental analyses examples, and challenges, are outlined

[1]  T.S. Fiez,et al.  Simulation and measurement of supply and substrate noise in mixed-signal ICs , 2005, IEEE Journal of Solid-State Circuits.

[2]  Peter Rickert,et al.  Cellular handset integration -- SIP vs. SOC , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[3]  M. Vesterbacka,et al.  A strategy for reducing clock noise in mixed-signal circuits , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[4]  Kimberly Ryan,et al.  Cadence Design Systems Inc. , 1993 .

[5]  Massoud Pedram,et al.  Jitter-induced power/ground noise in CMOS PLLs: a design perspective , 2001, Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001.

[6]  Howard H. Chen,et al.  On-chip decoupling capacitor optimization for noise and leakage reduction , 2003, 16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings..

[7]  M.A. Elgamel,et al.  Interconnect noise analysis and optimization in deep submicron technology , 2003, IEEE Circuits and Systems Magazine.