Network interface for NoC based architectures

The emergence of the network on chip (NoC) as a communication backbone for system on chip (SoC) based designs requires standardized interfaces for integrating intellectual property (IP) cores with diverse communication requirements. These interfaces have to be simple and generic for rapid plug and play implementation with minimal overhead. In this paper, we describe the design and implementation of a programmable fabric based network interface architecture. We have also developed a controller for a memory unit that handles memory block allocation of multiple aspect ratios. This facilitates the integration of cores of diverse data widths and memory requirements. We have mapped the Joint Photographic Experts Group (JPEG) compression application on our architecture to demonstrate the feasibility of our design. The network interfaces seamlessly connect existing IP modules (processor core, JPEG core, memory core and Universal Asynchronous Receiver Transmitter (UART) core) to the NoC. The network, IP cores and the network interfaces are implemented on an Field Programmable Gate Array (FPGA) device. The behavioural implementation of various cores and the NoC is captured using Verilog and VHDL. We show experimentally that the overhead introduced due to network interface is not substantial for computation intensive cores.

[1]  Mohamed Shalan,et al.  A dynamic memory management unit for embedded real-time system-on-a-chip , 2000, CASES '00.

[2]  Fabien Clermidy,et al.  An asynchronous NOC architecture providing low latency service and its multi-level design framework , 2005, 11th IEEE International Symposium on Asynchronous Circuits and Systems.

[3]  Ran Ginosar,et al.  QNoC: QoS architecture and design process for network on chip , 2004, J. Syst. Archit..

[4]  Amer Baghdadi,et al.  A generic wrapper architecture for multi-processor SoC cosimulation and design , 2001, CODES '01.

[5]  Jonathan Rose,et al.  Definition and solution of the memory packing problem for field-programmable systems , 1994, ICCAD.

[6]  Alf Johansson,et al.  On Connecting Cores to Packet Switched On-Chip Networks: A Case Study with MicroBlaze Processor Cores , 2004 .

[7]  Jonathan Rose,et al.  Definition And Solution Of The Memory Packing Problem For Field-programmable Systems , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[8]  Altamiro Amadeu Susin,et al.  SoCIN: a parametric and scalable network-on-chip , 2003, 16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings..

[9]  Alain Greiner,et al.  SPIN: a scalable, packet switched, on-chip micro-network , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[10]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[11]  Luca Benini,et al.  ×pipesCompiler: A Tool for Instantiating Application Specific Networks on Chip , 2004, DATE.

[12]  Gregory K. Wallace,et al.  The JPEG still picture compression standard , 1991, CACM.

[13]  Lionel M. Ni,et al.  A survey of wormhole routing techniques in direct networks , 1993, Computer.

[14]  Alain Greiner,et al.  A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.

[15]  Altamiro Amadeu Susin,et al.  RASoC: a router soft-core for networks-on-chip , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[16]  Kees Goossens,et al.  Concepts and Implementation of the Philips Network-on-Chip , 2003 .

[17]  Rabi N. Mahapatra,et al.  Interfacing cores with on-chip packet-switched networks , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..

[18]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[19]  Hugo De Man,et al.  Constructing application-specific heterogeneous embedded architectures from custom HW/SW applications , 1996, DAC '96.

[20]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[21]  Karam S. Chatha,et al.  Quality-of-service and error control techniques for network-on-chip architectures , 2004, GLSVLSI '04.