A Low Power Asynchronous GPS Baseband Processor

We present the design and implementation of an asynchronous Global Positioning System (GPS) base band processor architecture designed with a combination of Quasi-Delay-Insensitive (QDI) and bundled-data techniques, with a focus on minimizing power consumption. All subsystems run at their natural frequency without clocking and all signal processing is done on-the-fly. Transistor-level simulations show that our system consumes only 1.4mW with position 3-D rms error below 4 meters, comparing favorably to other contemporary GPS base band processors.

[1]  Elliott D. Kaplan.  Understanding GPS : principles and applications , 1996 .

[2]  Søren Holdt Jensen,et al.  A Software-Defined GPS and Galileo Receiver: A Single-Frequency Approach , 2006 .

[3]  Won Namgoong,et al.  An all-digital low-power IF GPS synchronizer , 2000, IEEE Journal of Solid-State Circuits.

[4]  C.-C. Liu,et al.  A 110nm RFCMOS GPS SoC with 34mW −165dBm tracking sensitivity , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  Eby G. Friedman,et al.  System Timing , 2000, The VLSI Handbook.

[6]  C.H.J. Mensink.  A low power, low noise, variable gain amplifier , 1998, Proceedings of the 24th European Solid-State Circuits Conference.

[7]  S. Das,et al.  A 56-mW 23-mm/sup 2/ single-chip 180-nm CMOS GPS receiver with 27.2-mW 4.1-mm/sup 2/ radio , 2006, IEEE Journal of Solid-State Circuits.

[8]  Richard York,et al.  ARM996HS: The First Licensable, Clockless 32-Bit Processor Core , 2007, IEEE Micro.

[9]  T. Krishnaswamy,et al.  A 90nm CMOS single-chip GPS receiver with 5dBm out-of-band IIP3 2.0dB NF , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[10]  B. K. Levitt,et al.  An improved digital algorithm for fast amplitude approximations of quadrature pairs , 1977 .

[11]  Per K. Enge,et al.  Global positioning system: signals, measurements, and performance [Book Review] , 2002, IEEE Aerospace and Electronic Systems Magazine.

[12]  Yong-Bin Kim,et al.  Guest Editors' Introduction: Clockless VLSI Systems , 2003, IEEE Des. Test Comput..

[13]  Carl-Johan H. Seger,et al.  Design of Asynchronous Circuits , 1995 .

[14]  Rajit Manohar,et al.  An Operand-Optimized Asynchronous IEEE 754 Double-Precision Floating-Point Adder , 2010, 2010 IEEE Symposium on Asynchronous Circuits and Systems.

[15]  M. Shams.  Asynchronous Circuits , 2005 .

[16]  Mario Paparo,et al.  A 56-mW 23-mm2 single--chip 180-nm CMOS GPS receiver with 27.2-mW 4.1-mm2 radio , 2006 .

[17]  Todd E. Humphreys,et al.  Development and Field Testing of a DSP-Based Dual-Frequency Software GPS Receiver , 2009 .

[18]  Bradford W. Parkinson,et al.  Global positioning system : theory and applications , 1996 .