Hardware Support for Combined Interval and Floating Point Multiplication

This paper presents the design and implementation of a combined, interval and conventional floating point multiplier, which operates with IEEE 754 numbers. The proposed unit consists of a floating point multiplier - which computes several results of the same operation (rounded differently) - and of two floating point comparator circuits. This architecture implements an algorithm that is suitable for pipelined structures. Furthermore, the two floating point comparators can be used for interval hull and intersection, two of the most frequent interval operations. The cost overhead of the proposed unit is 40% with respect to a conventional floating point multiplier. The performance of the floating point multiplication on the proposed architecture is the same as of a conventional floating point multiplier, whereas the performance of an interval multiplication is almost half-an outstanding result for such a demanding operation.

[1]  Earl E. Swartzlander,et al.  Hardware design and arithmetic algorithms for a variable-precision, interval arithmetic coprocessor , 1995, Proceedings of the 12th Symposium on Computer Arithmetic.

[2]  Guido D. Salvucci,et al.  Ieee standard for binary floating-point arithmetic , 1985 .

[3]  Ulrich W. Kulisch.  Advanced Arithmetic for the Digital Computer , 2002 .

[4]  Ulrich W. Kulisch,et al.  Hardware Support for Interval Arithmetic , 2006, Reliab. Comput..

[5]  Michael J. Schulte,et al.  A combined interval and floating point multiplier , 1998, Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222).

[6]  Ahmet Akkas.  A combined interval and floating-point comparator/selector , 2002, Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors.

[7]  Kevin J. Nowka,et al.  The SNAP project: towards sub-nanosecond arithmetic , 1995, Proceedings of the 12th Symposium on Computer Arithmetic.

[8]  Milos D. Ercegovac,et al.  Digital Arithmetic , 2003, Wiley Encyclopedia of Computer Science and Engineering.

[9]  Guillaume Melquiond,et al.  Guaranteed proofs using interval arithmetic , 2005, 17th IEEE Symposium on Computer Arithmetic (ARITH'05).

[10]  Gary Wayne Bewick.  Fast Multiplication: Algorithms and Implementations , 1994 .

[11]  Peter-Michael Seidel.  On the design of IEEE compliant floating point units and their quantitative analysis , 1999 .

[12]  Mircea Vladutiu,et al.  Design of Addition and Multiplication Units for High Performance Interval Arithmetic Processor , 2007, 2007 IEEE Design and Diagnostics of Electronic Circuits and Systems.

[13]  Christopher S. Wallace,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[14]  Peter-Michael Seidel,et al.  A comparison of three rounding algorithms for IEEE floating-point multiplication , 1999, Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336).