Lattice reduction aided pre-processor for large scale MIMO detection

Abstract Linear detectors such as Minimum Mean Square Error (MMSE), Zero Forcing are applied for large scale MIMO detection because of their low computational cost, but has the least performance. In this paper, improvement in the performance of lattice Reduction aided- linear detectors for large scale MIMO is analyzed. Lattice reduction is performed using Seysen's Algorithm (SA). SA finds the reduced basis with minimum number of iterations compared to the commonly used Lenstra, Lenstra, and Lovasz (LLL) algorithm. Also, SA based reduction of channel matrix, outperforms the existing LLL algorithm based reduction for sub optimal linear detectors in terms of bit error rate (BER) and computational complexity. The simplified VLSI architecture of SA is implemented in hardware using 45 nm technology

[1]  Ananthram Swami,et al.  Designing Low-Complexity Detectors Based on Seysen's Algorithm , 2010, IEEE Transactions on Wireless Communications.

[2]  Gerald Matz,et al.  Low-Complexity MIMO Data Detection using Seysen's Lattice Reduction Algorithm , 2007, 2007 IEEE International Conference on Acoustics, Speech and Signal Processing - ICASSP '07.

[3]  Gerd Ascheid,et al.  A 772Mbit/s 8.81bit/nJ 90nm CMOS soft-input soft-output sphere decoder , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[4]  Yuan-Hao Huang,et al.  Power-Saving 4 $\times$ 4 Lattice-Reduction Processor for MIMO Detection With Redundancy Checking , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  László Lovász,et al.  Factoring polynomials with rational coefficients , 1982 .

[6]  Andreas Peter Burg,et al.  VLSI implementation of a low-complexity LLL lattice reduction algorithm for MIMO detection , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[7]  Andreas Peter Burg,et al.  A Lattice Reduction-Aided MIMO Channel Equalizer in 90 nm CMOS Achieving 720 Mb/s , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  M. Guenach,et al.  Novel Lattice Reduction Algorithms: Precoder Reduction and Vector Perturbation Tradeoffs , 2018, IEEE Communications Letters.

[9]  P. Glenn Gulak,et al.  High-Throughput 0.13-$\mu{\rm m}$ CMOS Lattice Reduction Core Supporting 880 Mb/s Detection , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  David V. Anderson,et al.  Lattice Reduction for MIMO Detection: From Theoretical Analysis to Hardware Realization , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  M. Seysen,et al.  Simultaneous reduction of a lattice basis and its reciprocal basis , 1993, Comb..

[12]  Dake Liu,et al.  A Programmable Lattice-Reduction Aided Detector for MIMO-OFDMA , 2008, 2008 4th IEEE International Conference on Circuits and Systems for Communications.

[13]  S. Malarvizhi,et al.  A lattice reduction assisted MIMO channel equalizer , 2016, 2016 International Conference on Communication and Signal Processing (ICCSP).

[14]  Alexios Balatsoukas-Stimming,et al.  High-throughput lattice reduction for large-scale MIMO systems based on Seysen's algorithm , 2016, 2016 IEEE International Conference on Communications (ICC).

[15]  A. Burg,et al.  Low-complexity Seysen's algorithm based lattice reduction-aided MIMO detection for hardware implementations , 2010, 2010 Conference Record of the Forty Fourth Asilomar Conference on Signals, Systems and Computers.

[16]  Chiao-En Chen,et al.  A New Lattice Reduction Algorithm for LR-Aided MIMO Linear Detection , 2011, IEEE Transactions on Wireless Communications.

[17]  Amir K. Khandani,et al.  LLL Reduction Achieves the Receive Diversity in MIMO Decoding , 2006, IEEE Transactions on Information Theory.