An ultra low power encoder for 5 bit flash ADC

This investigation suggests a low power encoding scheme proposed for 4GS/s 5 bit flash analog to digital converter. One of the demanding issues in the design of a low power flash ADC is the design of thermometer code to binary code. An encoder in this paper converts the thermometer code into binary code without any intermediate stage. To decrease the power consumption of the encoder, the implementation is done using dynamic CMOS logic. The proposed encoder is designed using 90 nm technology at 1.2 V power supply using CADENCE tool. The simulation results shown for a sampling frequency of 4GHz and the average power dissipation of the encoder is 1.833 μW.

[1]  Saiyu Ren,et al.  An ultra high speed encoder for 5GSPS Flash ADC , 2010, 2010 IEEE Instrumentation & Measurement Technology Conference Proceedings.

[2]  S. Mirabbasi,et al.  An encoder for a 5GS/s 4-bit flash ADC in 0.18/spl mu/m CMOS , 2005, Canadian Conference on Electrical and Computer Engineering, 2005..

[3]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[4]  J. Choudhury,et al.  Efficient encoding scheme for ultra-fast flash ADC , 2004, Digest of Papers. 2004 Topical Meeting onSilicon Monolithic Integrated Circuits in RF Systems, 2004..

[5]  Jan M. Rabaey,et al.  Digital Integrated Circuits , 2003 .

[6]  Michael P. Flynn,et al.  A 3.5 GS/s 5-b Flash ADC in 90 nm CMOS , 2006, IEEE Custom Integrated Circuits Conference 2006.

[7]  Jan M. Rabaey,et al.  Digital integrated circuits: a design perspective / Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic , 2003 .