A design-for-test technique for multistage analog circuits

This paper concerns the test of mixed-signal circuits. A novel DFT approach for analog parts constituted of several op-amp-based modules is presented. The idea is to bring the testability resources (controllability and observability) on the frontier of each embedded module by creating transparent paths between external and local I/O's. The key point of this transformation is to permit each analog stage to have a test mode for which it is converted into a follower stage. Adaptative solutions are proposed depending of the availability of on-chip digital resources eventually re-usable to manage analog test. The testability cost is shown to be very low in terms of additional circuitry, number of extra pins, analog response penalty and test management. A case study is presented that demonstrates the applicability of the method.

[1]  Chin-Long Wey Built-in self-test (BIST) structure for analog circuit fault diagnosis , 1990 .

[2]  Gordon W. Roberts,et al.  Histogram-based distortion and gain tracking testing of an 8-bit PCM mixed analog-digital IC chip , 1992, [1992] Proceedings of the 35th Midwest Symposium on Circuits and Systems.

[3]  Yves Crouzet,et al.  Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability , 1980, IEEE Transactions on Computers.

[4]  Karim Arabi,et al.  A New Built-in Self-test Approach For Digital-to-analog And Analog-to-digital Converters , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[5]  P. P. Fasang,et al.  Design for testability for mixed analog/digital ASICs , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[6]  B. Kaminska,et al.  T-BIST: A built-in self-test for analog circuits based on parameter translation , 1993, Proceedings of 1993 IEEE 2nd Asian Test Symposium (ATS).

[7]  Vladimir Kolarik,et al.  A design-for-test technique for switched-capacitor filters , 1994, Proceedings of IEEE VLSI Test Symposium.

[8]  A. P. Dorey,et al.  A design-for-test structure for optimising analogue and mixed signal IC test , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[9]  Diego Vázquez,et al.  Improving the testability of switched-capacitor filters , 1993, J. Electron. Test..

[10]  Andrzej Cichocki,et al.  MOS Switched-Capacitor and Continuous-Time Integrated Circuits and Systems: Analysis and Design , 1989 .

[11]  Thomas W. Williams,et al.  Design for testability of mixed signal integrated circuits , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[12]  Mani Soma A design-for-test methodology for active analog filters , 1990, Proceedings. International Test Conference 1990.