An Area-efficient Half-row Pipelined Layered LDPC Decoder Architecture

This paper presents an area-efficient halfrow pipelined layered low-density parity check (LDPC) decoder architecture for IEEE 802.11ad applications. The proposed decoder achieves a good tradeoff between throughput and area because of its ability to overcome the low-throughput bottleneck in conventional half-row decoders and the highcomplexity bottleneck in fully parallel decoders. Synthesis results using TSMC 40 nm CMOS technology shows much better throughput at 10.84 Gbps and superior area efficiency, compared to previously reported LDPC decoders.

[1]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[2]  Hanho Lee,et al.  Block-Circulant RS-LDPC Code: Code Construction and Efficient Decoder Design , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Zhongfeng Wang,et al.  Reduced-complexity column-layered decoding and implementation for LDPC codes , 2011, IET Commun..

[4]  Norbert Wehn,et al.  A new dimension of parallelism in ultra high throughput LDPC decoding , 2013, SiPS 2013 Proceedings.

[5]  Roy P. Paily,et al.  High-Throughput LDPC-Decoder Architecture Using Efficient Comparison Techniques & Dynamic Multi-Frame Processing Schedule , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Naresh R. Shanbhag,et al.  High-throughput LDPC decoders , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Min Li,et al.  An area and energy efficient half-row-paralleled layer LDPC decoder for the 802.11AD standard , 2013, SiPS 2013 Proceedings.

[8]  David Blaauw,et al.  Low-Power High-Throughput LDPC Decoder Using Non-Refresh Embedded DRAM , 2014, IEEE Journal of Solid-State Circuits.

[9]  Hsie-Chia Chang,et al.  A 7.92 Gb/s 437.2 mW Stochastic LDPC Decoder Chip for IEEE 802.15.3c Applications , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Hanho Lee,et al.  An efficient radix-4 Quasi-cyclic shift network for QC-LDPC decoders , 2014, IEICE Electron. Express.

[11]  Gerald E. Sobelman,et al.  A Reduced-Complexity Architecture for LDPC Layered Decoding Schemes , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Borivoje Nikolic,et al.  LDPC decoder architecture for high-data rate personal-area networks , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[13]  Shyh-Jye Jou,et al.  A 5.79-Gb/s Energy-Efficient Multirate LDPC Codec Chip for IEEE 802.15.3c Applications , 2012, IEEE Journal of Solid-State Circuits.

[14]  D.E. Hocevar,et al.  A reduced complexity decoder architecture via layered decoding of LDPC codes , 2004, IEEE Workshop onSignal Processing Systems, 2004. SIPS 2004..

[15]  Joseph R. Cavallaro,et al.  VLSI Decoder Architecture for High Throughput, Variable Block-size and Multi-rate LDPC Codes , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[16]  Hanho Lee,et al.  Reduced-complexity local switch based multi-mode QC-LDPC decoder architecture for Gbit wireless communication , 2013 .

[17]  Hanho Lee,et al.  Efficient multi-Gb/s multi-mode LDPC decoder architecture for IEEE 802.11ad applications , 2015, Integr..

[18]  Jin Sha,et al.  VLSI Design for Low-Density Parity-Check Code Decoding , 2011, IEEE Circuits and Systems Magazine.

[19]  David Blaauw,et al.  A 1.6-mm2 38-mW 1.5-Gb/s LDPC decoder enabled by refresh-free embedded DRAM , 2012, 2012 Symposium on VLSI Circuits (VLSIC).