An All-MOS Analog to Digital Converter using a Constant Slope Approach

A novel circuit configuration for indirect or slope-type analog-to-digital converters (ADC's) is described. Due to the simplicity of the analog requirements, this technique lends itself to implementation in a single low-cost single-polarity MOS chip. A breadboard version has been operated with 11 bit accuracy at a sample rate of 20/s.

[1]  F. Musa,et al.  A CMOS monolithic 3½-digit A/D converter , 1976, 1976 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  A. Dingwall,et al.  Low-power monolithic COS/MOS dual-slope 11-bit A/D converter , 1976, 1976 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  D.A. Hodges,et al.  All-MOS charge-redistribution analog-to-digital conversion techniques. II , 1975, IEEE Journal of Solid-State Circuits.

[4]  A. S. Grove,et al.  Conductance of MOS transistors in saturation , 1968 .

[5]  P. Gray,et al.  A high-speed, AII-MOS, successive-approximation weighted capacitor A/D conversion technique , 1975 .