Analytical study of high performance flip-flop circuits based on performance measurements
暂无分享,去创建一个
[1] Tripti Sharma,et al. SET D-flip flop design for portable applications , 2011, India International Conference on Power Electronics 2010 (IICPE2010).
[2] Uming Ko,et al. High-performance energy-efficient D-flip-flop circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[3] R. Khanna,et al. Circuit techniques in a 266-MHz MMX-enabled processor , 1997 .
[4] Behzad Razavi. TSPC Logic [A Circuit for All Seasons] , 2016, IEEE Solid-State Circuits Magazine.
[5] Mohamed A. Elgamel,et al. Noise tolerant low power dynamic TSPCL D flip-flops , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.
[6] Hiroaki Suzuki,et al. A fully static topologically-compressed 21-transistor flip-flop with 75% power saving , 2014, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).
[7] V. Kannan,et al. Design and Analysis of Low Power Single Edge Triggered D Flip Flop , 2013 .
[8] Gaetano Palumbo,et al. Reconsidering High-Speed Design Criteria for Transmission-Gate-Based Master–Slave Flip-Flops , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[9] Labonnah F. Rahman,et al. Low power D flip-flop serial in/parallel out based shift register , 2016, 2016 International Conference on Advances in Electrical, Electronic and Systems Engineering (ICAEES).
[10] K. Sunitha,et al. Implementation of high speed and low power 5T-TSPC D flip-flop and its application , 2016, 2016 International Conference on Communication and Signal Processing (ICCSP).
[11] Christer Svensson,et al. New single-clock CMOS latches and flipflops with improved speed and power savings , 1997 .
[12] Kaushik Roy,et al. Ultra Low-Power Clocking Scheme Using Energy Recovery and Clock Gating , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[13] Christer Svensson,et al. High-speed CMOS circuit technique , 1989 .
[14] Jan M. Rabaey,et al. Digital Integrated Circuits: A Design Perspective , 1995 .
[15] V. Ramesh,et al. Low power high speed D flip flop design using improved SVL technique , 2016, 2016 International Conference on Recent Trends in Information Technology (ICRTIT).
[16] Prathamesh G. Dhoble,et al. A Review Paper on Design of Positive Edge Triggered D Flip-Flop using VLSI Technology , 2014 .
[17] R. Sakthivel,et al. Design of high performance power efficient flip flops using transmission gates , 2016, 2016 International Conference on Circuit, Power and Computing Technologies (ICCPCT).
[18] Jin Liu,et al. Reduced setup time static D flip-flop , 2001 .
[19] L. W. Massengill,et al. Single-Event Performance of Sense-Amplifier Based Flip-Flop Design in a 16-nm Bulk FinFET CMOS Process , 2017, IEEE Transactions on Nuclear Science.
[20] Lee-Sup Kim,et al. A 200 MHz 13 mm/sup 2/ 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme , 1994 .
[21] Vladimir Stojanovic,et al. Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.
[22] Manoj Sharma,et al. An Area and Power Efficient Design of Single Edge Triggered D-Flip Flop , 2009, 2009 International Conference on Advances in Recent Technologies in Communication and Computing.
[23] Gary K. Yeap,et al. Practical Low Power Digital VLSI Design , 1997 .