An analytical model has been developed to project the yield of superconductive integrated circuit chips as a function of circuit operating margins, fabrication process control, and component count. For Gaussian distributed deviations of critical component values from design specifications, chip yield was a highly nonlinear (threshold) function of the ratio of circuit margin to process standard deviation. Computer simulations of single-flux-quantum (SFQ) logic gates with model high-temperature superconductor (HTS) superconductor-normal-metal-superconductor (SNS) junctions operating at GHz clock rates showed at least 50-70% of the margins of similar Nb-Al/sub 2/O/sub 3/-Nb based circuits. Margins and maximum clock rate improved as I/sub c/R/sub n/ (critical-current-normal-resistance product) was increased from 200 to 500 mV.<<ETX>>
[1]
A. Inoue,et al.
A 1 GOPs 8 b Josephson digital signal processor
,
1990,
1990 37th IEEE International Conference on Solid-State Circuits.
[2]
E. S. Fang,et al.
A Josephson integrated circuit simulator (JSIM) for superconductive electronics application
,
1989
.
[3]
V. Semenov,et al.
RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems
,
1991,
IEEE Transactions on Applied Superconductivity.
[4]
C. Hamilton,et al.
Margins and yield in single flux quantum logic
,
1991,
IEEE Transactions on Applied Superconductivity.
[5]
C. Hamilton,et al.
100 GHz Binary counter based on DC SQUID's
,
1982,
IEEE Electron Device Letters.