Improved Accuracy Current-Mode Multiplier Circuits With Applications in Analog Signal Processing

This brief presents two original implementations of improved accuracy current-mode multiplier/divider circuits. Besides the advantage of their simplicity, these original multiplier/divider structures present the advantage of very small linearity errors that can be obtained as a result of the proposed design techniques (0.75% and 0.9%, respectively, for an extended range of the input currents). The original multiplier/divider circuits permit a facile reconfiguration, the presented structures representing the functional basis for implementing complex function synthesizer circuits. The proposed computational structures are designed for implementing in 0.18-μm CMOS technology, with a low-voltage operation (a supply voltage of 1.2 V). The circuits' power consumptions are 60 and 75 μW, respectively, while their frequency bandwidths are 79.6 and 59.7 MHz, respectively.

[1]  Shen-Iuan Liu,et al.  CMOS squarer and four-quadrant multiplier , 1995 .

[2]  Cosmin Popa.  Computational circuits using bulk-driven MOS devices , 2009, IEEE EUROCON 2009.

[3]  C. Popa.  Improved Linearity Active Resistor with Controllable Negative Resistance , 2006, 2006 IEEE International Conference on IC Design and Technology.

[4]  A. Khoei,et al.  Four-quadrant CMOS analog multiplier based on new current squarer circuit with high-speed , 2009, IEEE EUROCON 2009.

[5]  C. Popa.  A new curvature-corrected voltage reference based on the weight difference of gate-source voltages for subthreshold-operated MOS transistors , 2003, Signals, Circuits and Systems, 2003. SCS 2003. International Symposium on.

[6]  Cheng-Chieh Chang,et al.  Weak inversion four-quadrant multiplier and two-quadrant divider , 1998 .

[7]  Cosmin Popa.  High accuracy CMOS multifunctional structure for analog signal processing , 2009, 2009 International Semiconductor Conference.

[8]  S. S. Rofail,et al.  Design and analysis of a /spl plusmn/1 V CMOS four-quadrant analogue multiplier , 1998 .

[9]  Cosmin Popa,et al.  A 2.5 GHz CMOS mixer with Improved Linearity , 2011, J. Circuits Syst. Comput..

[10]  Soliman A. Mahmoud,et al.  Low voltage low power wide range fully differential CMOS four-quadrant analog multiplier , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[11]  C. Popa.  CMOS multifunctional computational structure with improved performances , 2010, CAS 2010 Proceedings (International Semiconductor Conference).

[12]  S. S. Rofail,et al.  Design and analysis of a ±1V CMOS four-quadrant analogue multiplier , 1998 .

[13]  Chutham Sawigun,et al.  Ultra-low-power, class-AB, CMOS four-quadrant current multiplier , 2009 .

[14]  A. Motamed,et al.  A low-voltage low-power wide-range CMOS variable gain amplifier , 1998 .

[15]  Kobchai Dejhan,et al.  OTA-based high frequency CMOS multiplier and squaring circuit , 2009, 2008 International Symposium on Intelligent Signal Processing and Communications Systems.

[16]  Ramesh Harjani,et al.  A low-power CMOS VGA for 50 Mb/s disk drive read channels , 1995 .

[17]  Ahmad Atghiaee,et al.  Interconnect-Induced Effects on High-Speed Submicron ADC and Clocking Scheme , 2007 .

[18]  S. B. Park,et al.  Four-quadrant CMOS analogue multiplier , 1987 .

[19]  K. Bult,et al.  A CMOS Four-Quadrant Analog Multiplier , 1986 .

[20]  C. Popa,et al.  CMOS Differential Structure with Improved Linearity and Increased Frequency Response , 2007, 2007 International Semiconductor Conference.

[21]  Abdollah Khoei,et al.  High Speed, Low Power Four-Quadrant CMOS Current-Mode Multiplier , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.

[22]  M. Valle,et al.  A novel current-mode very low power analog CMOS four quadrant multiplier , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[23]  A. Demosthenous,et al.  A low-voltage, low-power, high-linearity cmos four-quadrant analog multiplier , 2007, 2007 18th European Conference on Circuit Theory and Design.

[24]  Chutham Sawigun,et al.  A 1.5V, wide-input range, high-bandwidth, CMOS four-quadrant analog multiplier , 2008, 2008 IEEE International Symposium on Circuits and Systems.