Synchronous and Asynchronous Procedures for the Synthesis of Master-Slave Circuits

The synchronous procedure and the asynchronous procedure for the synthesis of a master-slave circuit are examined. It is shown that the synchronous procedure leads to a circuit operating in fundamental mode, while the asynchronous procedure can be performed by taking into account the synchronous flow table. In both cases the same circuit is obtained.