RDF data evolution: automatic detection and semantic representation of changes
暂无分享,去创建一个
C. Teuscher | N. Pernelle | Fatiha Saïs | Walt Woods | M. M. A. Taha | Dan Mercier | Sujeeban Thuraisamy
[1] Kaushik Roy,et al. Hierarchical Temporal Memory Based on Spin-Neurons and Resistive Memory for Energy-Efficient Brain-Inspired Computing , 2014, IEEE Transactions on Neural Networks and Learning Systems.
[2] Jens Bürger,et al. Memristor panic — A survey of different device models in crossbar architectures , 2015, Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH´15).
[3] Christof Teuscher,et al. Synaptic Weight States in a Locally Competitive Algorithm for Neuromorphic Memristive Hardware , 2015, IEEE Transactions on Nanotechnology.
[4] Luca Benini,et al. Approximate associative memristive memory for energy-efficient GPUs , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[5] Surajeet Ghosh,et al. Low-cost hierarchical memory-based pipelined architecture for DNA sequence matching , 2014, 2014 Annual IEEE India Conference (INDICON).
[6] Jing Li,et al. 1 Mb 0.41 µm² 2T-2R Cell Nonvolatile TCAM With Two-Bit Encoding and Clocked Self-Referenced Sensing , 2014, IEEE Journal of Solid-State Circuits.
[7] Mrigank Sharad,et al. Energy-Efficient Non-Boolean Computing With Spin Neurons and Resistive Memory , 2014, IEEE Transactions on Nanotechnology.
[8] Kaushik Roy,et al. Ultra low power associative computing with spin neurons and resistive crossbar memory , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).
[9] Jacques-Olivier Klein,et al. Bioinspired networks with nanoscale memristive devices that combine the unsupervised and supervised learning approaches , 2012, 2012 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).
[10] Qing Wu,et al. Hardware realization of BSB recall function using memristor crossbar arrays , 2012, DAC Design Automation Conference 2012.
[11] Gregory S. Snider,et al. Spike-timing-dependent learning in memristive nanodevices , 2008, 2008 IEEE International Symposium on Nanoscale Architectures.
[12] D. Stewart,et al. The missing memristor found , 2008, Nature.
[13] K.K. Likharev,et al. Reconfigurable Hybrid CMOS/Nanodevice Circuits for Image Processing , 2007, IEEE Transactions on Nanotechnology.
[14] Hong Yang,et al. A LBP-based Face Recognition Method with Hamming Distance Constraint , 2007, Fourth International Conference on Image and Graphics (ICIG 2007).
[15] Kyoil Chung,et al. A Novel and Efficient Feature Extraction Method for Iris Recognition , 2007 .
[16] Wenke Lee,et al. A hardware platform for network intrusion detection and prevention , 2005 .
[17] Christopher R. Clark,et al. A pattern-matching co-processor for network intrusion detection systems , 2003, Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798).
[18] Hans Jurgen Mattausch,et al. Compact associative-memory architecture with fully parallel search capability for the minimum Hamming distance , 2002, IEEE J. Solid State Circuits.
[19] Sargur N. Srihari,et al. On-Line and Off-Line Handwriting Recognition: A Comprehensive Survey , 2000, IEEE Trans. Pattern Anal. Mach. Intell..
[20] Yoshua Bengio,et al. Gradient-based learning applied to document recognition , 1998, Proc. IEEE.
[21] L. Chua. Memristor-The missing circuit element , 1971 .
[22] K. N. Dollman,et al. - 1 , 1743 .