Scenario-based modeling and verification for CTCS-3 system requirement specification
暂无分享,去创建一个
Lin Zhao | Tianhua Xu | Bin Ning | Wumei Tang
[1] Matthias Jarke,et al. Scenarios in System Development: Current Practice , 1998, IEEE Softw..
[2] Lingyu Wang,et al. Formal Verification and Validation of UML 2.0 Sequence Diagrams using Source and Destination of Messages , 2009, SSV.
[3] Alex Groce,et al. What Went Wrong: Explaining Counterexamples , 2003, SPIN.
[4] P. S. Thiagarajan,et al. Message Sequence Charts , 2003, UML for Real.
[5] Paola Inverardi,et al. A scenario based notation for specifying temporal properties , 2006, SCESM '06.
[6] Jon Whittle,et al. Proceedings of the 2006 international workshop on Scenarios and state machines: models, algorithms, and tools , 2006, ICSE 2006.
[7] M. Jarke,et al. A proposal for a scenario classification framework , 1998, Requirements Engineering.
[8] Girish Keshav Palshikar,et al. Verification of Scenario-based Specifications using Templates , 2005, SVV@ICLP.
[9] Michel R. V. Chaudron,et al. Four Automated Approaches to Analyze the Quality of UML Sequence Diagrams , 2007, 31st Annual International Computer Software and Applications Conference (COMPSAC 2007).
[10] David Harel,et al. LSCs: Breathing Life into Message Sequence Charts , 1999, Formal Methods Syst. Des..
[11] Jong-Yih Kuo,et al. Verifying scenarios with time Petri-nets , 2001, Inf. Softw. Technol..
[12] Fausto Giunchiglia,et al. NUSMV: A New Symbolic Model Verifier , 1999, CAV.