Design of a CMOS Tapered Cascaded Multistage Distributed Amplifier

This paper presents the design and measurement of a distributed amplifier (DA) in a standard 90-nm CMOS process. To improve the gain and bandwidth (BW) of the DA, the use of an elevated coplanar waveguide line and also impedance tapering in the synthesized sections are proposed. The effects of elevation and shielding filaments on the impedance, loss, and effective dielectric constant of the transmission line are investigated and accompanied by measurements. A methodology for CMOS DA design is described that can take advantage of the multiple degrees of freedom in terms of device size, topology, and aspect ratio available in these processes. The fabricated tapered cascaded multistage DA achieves a 3-dB BW of 73.5 GHz with a passband gain of 14 dB. This results in a gain-BW product of 370 GHz. The realized 0-dB BW is 83.5 GHz and the input and output matchings stay better than -9 dB up to 77 and 94 GHz, respectively. The chip consumes an area of 1.5 mm times 1.15 mm, while drawing 70 mA from a 1.2-V supply.

[1]  Liang-Hung Lu,et al.  40-Gb / s High-Gain Distributed Amplifiers With Cascaded Gain Stages in 0 . 18-m CMOS , 2009 .

[2]  A.M. Niknejad,et al.  A tapered cascaded multi-stage distributed amplifier with 370GHz GBW in 90nm CMOS , 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium.

[3]  S. Wong,et al.  Exploiting CMOS reverse interconnect scaling in multigigahertz amplifier and oscillator design , 2001, IEEE J. Solid State Circuits.

[4]  Ali M. Niknejad,et al.  A Broadband Distributed Amplifier with Internal Feedback Providing 660GHz GBW in 90nm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  P. Heydari,et al.  A 1.8V three-stage 25GHz 3dB-BW differential non-uniform downsized distributed amplifier , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[6]  To-Po Wang,et al.  An 80GHz travelling-wave amplifier in a 90nm CMOS technology , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[7]  Huei Wang,et al.  A 70GHz cascaded multi-stage distributed amplifier in 90nm CMOS technology , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[8]  Liang-Hung Lu,et al.  A 4-91 GHz distributed amplifier in a standard 0.12 /spl mu/m SOI CMOS microprocessor technology , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[9]  Liang-Hung Lu,et al.  40-Gb/s High-Gain Distributed Amplifiers With Cascaded Gain Stages in 0.18-$\mu{\hbox {m}}$ CMOS , 2007, IEEE Journal of Solid-State Circuits.

[10]  J. Y. Liang,et al.  Gain performance of cascade of single stage distributed amplifiers , 1995 .

[11]  D. Huang,et al.  Optimization of cascode CMOS low noise amplifier using inter-stage matching network , 2003, 2003 IEEE Conference on Electron Devices and Solid-State Circuits (IEEE Cat. No.03TH8668).

[12]  Kambiz Moez,et al.  A 10dB 44GHz Loss-Compensated CMOS Distributed Amplifier , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[13]  Ali M. Niknejad,et al.  Electromagnetics for High-Speed Analog and Digital Communication Circuits: Preface , 2007 .

[14]  Ulrich L. Rohde,et al.  Microwave Circuit Design Using Linear and Nonlinear Techniques: Vendelin/Microwave Circuit Design Using Linear and Nonlinear Techniques , 1990 .

[15]  Yunliang Zhu,et al.  Distributed amplifiers with non-uniform filtering structures , 2006, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006.