Design of Homogeneous Communication Infrastructures for Partially Reconfigurable FPGAs

Dynamicreconfigurationisapromisingapproachtoenhance the resource efficiency of FPGAs beyond the current possibilities. One of the main prerequisites for its implementation is a communication infrastructure that enables data transfer between the hardware modules that are placed on the FPGA at run-time. In this paper we present a new communication macro for Xilinx FPGAs that considers the special requirements of these systems. While most solutions that were presented so far enable basic communication between a low number of hardware modules at fixed positions, our approach implements an infrastructure that allows free placement of hardware modules at run-time. Methodologies like 2D-placement of modules, which were analyzed mainly in theory so far, can now be implemented with currently available FPGAs. A tool-flow is presented, that automatically generates the required homogeneous communication infrastructure for any FPGA of the Xilinx Virtex-E to Virtex-5 family. Performance and area requirements are analyzed based on two typical example implementations of a Wishbone bus.

[1]  Mario Porrmann,et al.  Dedicated module access in dynamically reconfigurable systems , 2006, Proceedings 20th IEEE International Parallel & Distributed Processing Symposium.

[2]  Jürgen Becker,et al.  An FPGA run-time system for dynamical on-demand reconfiguration , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..

[3]  Heiko Kalte,et al.  Task placement for heterogeneous reconfigurable architectures , 2005, Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005..

[4]  Heiko Kalte,et al.  Context saving and restoring for multitasking in reconfigurable systems , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[5]  Rudy Lauwereins,et al.  Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs , 2002, FPL.

[6]  Jeff Mason,et al.  Invited Paper: Enhanced Architectures, Design Methodologies and CAD Tools for Dynamic Reconfiguration of Xilinx FPGAs , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[7]  Tobias Becker,et al.  Modular partial reconfigurable in Virtex FPGAs , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[8]  Oliver Diessel,et al.  COMMA: A Communications Methodology for Dynamic Module Reconfiguration in FPGAs , 2006, 2006 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[9]  Oliver Diessel,et al.  COMMA: A Communications Methodology for Dynamic Module-based Reconfiguration of FPGAs , 2006, ARCS Workshops.

[10]  Heiko Kalte,et al.  REPLICA2Pro: task relocation by bitstream manipulation in virtex-II/Pro FPGAs , 2006, CF '06.

[11]  Jürgen Becker,et al.  Elementary block based 2-dimensional dynamic and partial reconfiguration for Virtex-II FPGAs , 2006, Proceedings 20th IEEE International Parallel & Distributed Processing Symposium.

[12]  Fabrizio Ferrandi,et al.  A design methodology for dynamic reconfiguration: the Caronte architecture , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.