Architecture and bus-arbitration schemes for HDTV SoC decoder

it is a great challenge to design an On-Chip Bus (OCB) system to meet the extremely high bandwidth requirements in HDTV SoC decoder. In this paper, an OCB system with high throughput and flexibility based on the multi-bus architecture is proposed. A static time division multiplexed scheduling arbitration with central arbitration structure is also brought forth thereafter. Finally, a bus switch with multi-level arbiter structure is constructed. Simulation results show that the OCB system can ensure the real-time performance of the whole decoder very well.

[1]  Andreas D. Bovopoulos,et al.  A proposed bus arbitration scheme for multimedia workstations , 1994, 1994 Proceedings of IEEE International Conference on Multimedia Computing and Systems.

[2]  Wei Wang,et al.  Highly efficient simulation environment for HDTV video decoder in VLSI design , 2002, IS&T/SPIE Electronic Imaging.

[3]  Chein-Wei Jen,et al.  On the bus arbitration for MPEG 2 video decoder , 1995, 1995 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers.

[4]  Vincent John Mooney,et al.  A comparison of five different multiprocessor SoC bus architectures , 2001, Proceedings Euromicro Symposium on Digital Systems Design.

[5]  Soo-Ik Chae,et al.  A cost-effective architecture for HDTV video decoder in ATSC receivers , 1998 .

[6]  Nam Ling,et al.  Architecture and bus-arbitration schemes for MPEG-2 video decoder , 1999, IEEE Trans. Circuits Syst. Video Technol..

[7]  Nam Ling,et al.  A bus-monitoring model for MPEG video decoder design , 1997 .

[8]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .