An Implementation of Modified Lightweight Advanced Encryption Standard in FPGA

Abstract Advanced Encryption Standard (AES) is the standardized block cipher, which is used in various applications. AES is well suited for software and hardware implementation with versions of 128,192,256 key sizes. In hardware implementation AES is advantageous as it is more secure, low cost, and has minimized hardware utilization. Lightweight block ciphers are developed for the efficient implementation in hardware. An approach to design a technique to implement AES as lightweight block cipher is an immediate requirement of the time. An approach, to make AES a lightweight block cipher, is being discussed such that designing the steps of AES such as mix columns, substitute byte in AES is to be implemented in a parallel manner. The latency in this implementation is considered to be less comparing the conventional implementation of AES. The conventional and the new approach are to be simulated in XILINX 14.2 and is being compared in the aspects of area and latency. The design is to be implemented in FPGA.

[1]  William Stallings,et al.  Cryptography and network security , 1998 .

[2]  Jia Jun Tay,et al.  Compact and low power AES block cipher using lightweight key expansion mechanism and optimal number of S-Boxes , 2014, 2014 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS).

[3]  Mangesh S. Deshpande,et al.  FPGA implementation of AES encryption and decryption , 2009, 2009 International Conference on Control, Automation, Communication and Energy Conservation.

[4]  Trang Hoang,et al.  An Efficient FPGA Implementation of the Advanced Encryption Standard Algorithm , 2012, 2012 IEEE RIVF International Conference on Computing & Communication Technologies, Research, Innovation, and Vision for the Future.

[5]  Christof Paar,et al.  An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Onkar S. Dhede,et al.  A review: Hardware Implementation of AES using minimal resources on FPGA , 2015, 2015 International Conference on Pervasive Computing (ICPC).

[7]  Robson L. Moreno,et al.  A fast cryptography pipelined hardware developed in FPGA with VHDL , 2011, 2011 3rd International Congress on Ultra Modern Telecommunications and Control Systems and Workshops (ICUMT).

[8]  Pritamkumar N. Khose,et al.  Implementation of AES algorithm on FPGA for low area consumption , 2015, 2015 International Conference on Pervasive Computing (ICPC).