Incremental Power Impedance Optimization Using Vector Fitting Modeling
暂无分享,去创建一个
[1] Matthew Brand,et al. Incremental Singular Value Decomposition of Uncertain Data with Missing Values , 2002, ECCV.
[2] Hang Li,et al. On-chip decoupling capacitor budgeting by sequence of linear programming , 2005, 2005 6th International Conference on ASIC.
[3] P. Larsson. Resonance and damping in CMOS circuits with on-chip decoupling capacitance , 1998 .
[4] M. P. Goetz. Time and frequency domain analysis of integral decoupling capacitors , 1995, Proceedings of Electrical Performance of Electronic Packaging.
[5] Jun Chen,et al. Noise driven in-package decoupling capacitor optimization for power integrity , 2006, ISPD '06.
[6] Eby G. Friedman,et al. Decoupling capacitors for multi-voltage power distribution systems , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[7] Malgorzata Marek-Sadowska,et al. On-chip power-supply network optimization using multigrid-based technique , 2005, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] Jin Zhao,et al. A fast evaluation of power delivery system input impedance of printed circuit boards with decoupling capacitors , 2004, Electrical Performance of Electronic Packaging - 2004.
[9] A. Semlyen,et al. Rational approximation of frequency domain responses by vector fitting , 1999 .
[10] Yici Cai,et al. A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery , 2004, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753).
[11] Kai Wang,et al. On-chip power supply network optimization using multigrid-based technique , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[12] Hideki Asai,et al. An optimization method for placement of decoupling capacitors on printed circuit board , 2000, IEEE 9th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.00TH8524).