A library based on deep neural networks for modeling the degradation of FinFET SRAM performance metrics due to aging

Abstract FinFET SRAM cells suffer from front-end wearout mechanisms, such as bias temperature instability and hot carrier injection. In this paper, we built a library based on deep neural networks (DNNs) to speed up the process of simulating FinFET SRAM cells' degradation. This library consists of two parts. The first part calculates circuit configuration parameters, wearout parameters, and the other input variables for the DNN. The second part calls for the DNN to determine the shifted circuit performance metrics. A DNN with more than 99% accuracy is achieved with training data from standard Hspice simulations. The correctness of the DNN is also validated in the presence of input variations. With this library, the simulation speed is one hundred times faster than Hspice simulations. We can display the cell's degradation under various configurations easily and quickly. Also, the DNN-based library can help protect intellectual property without showing users the circuit's details.

[1]  Taizhi Liu,et al.  Front-end of line and middle-of-line time-dependent dielectric breakdown reliability simulator for logic circuits , 2017, Microelectron. Reliab..

[2]  Hyunwoo Lee,et al.  Investigation of hot carrier degradation in bulk FinFET , 2017, 2017 IEEE International Reliability Physics Symposium (IRPS).

[3]  Chang-Chih Chen,et al.  SRAM stability analysis for different cache configurations due to Bias Temperature Instability and Hot Carrier Injection , 2016, 2016 IEEE 34th International Conference on Computer Design (ICCD).

[4]  Luca Antiga,et al.  Automatic differentiation in PyTorch , 2017 .

[5]  S. Mahapatra,et al.  A consistent physical framework for N and P BTI in HKMG MOSFETs , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[6]  M. Choe,et al.  Technology scaling on High-K & Metal-Gate FinFET BTI reliability , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[7]  Jörg Henkel,et al.  Impact of BTI on dynamic and static power: From the physical to circuit level , 2017, 2017 IEEE International Reliability Physics Symposium (IRPS).

[8]  Taizhi Liu,et al.  A Comprehensive Time-Dependent Dielectric Breakdown Lifetime Simulator for Both Traditional CMOS and FinFET Technology , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Taizhi Liu,et al.  Estimation of the Optimal Accelerated Test Region for FinFET SRAMs Degraded by Front-End and Back-End Wearout Mechanisms , 2018, 2018 Conference on Design of Circuits and Integrated Systems (DCIS).

[10]  K. Sonoda,et al.  Discrete Dopant Effects on Statistical Variation of Random Telegraph Signal Magnitude , 2007, IEEE Transactions on Electron Devices.

[11]  Taizhi Liu,et al.  Modeling of the reliability degradation of a FinFET-based SRAM due to bias temperature instability, hot carrier injection, and gate oxide breakdown , 2017, 2017 IEEE International Integrated Reliability Workshop (IIRW).

[12]  Seungjin Choo,et al.  Hot carrier reliability characterization in consideration of self-heating in FinFET technology , 2016, 2016 IEEE International Reliability Physics Symposium (IRPS).

[13]  Taizhi Liu,et al.  Modeling for SRAM reliability degradation due to gate oxide breakdown with a compact current model , 2017, 2017 32nd Conference on Design of Circuits and Integrated Systems (DCIS).

[14]  D. Frank,et al.  Increasing threshold voltage variation due to random telegraph noise in FETs as gate lengths scale to 20 nm , 2006, 2009 Symposium on VLSI Technology.

[15]  Leo Breiman,et al.  Random Forests , 2001, Machine Learning.

[16]  Taizhi Liu,et al.  A comparison study of time-dependent dielectric breakdown for analog and digital circuit's optimal accelerated test regions , 2017, 2017 32nd Conference on Design of Circuits and Integrated Systems (DCIS).

[17]  Héctor Vázquez-Leal,et al.  TCAD analysis and modeling for NBTI mechanism in FinFET transistors , 2018, IEICE Electron. Express.

[18]  Ji-Woon Yang,et al.  Hot carrier degradation in HfSiON∕TiN fin shaped field effect transistor with different substrate orientations , 2009 .

[19]  Ioannis Messaris,et al.  Hot carrier degradation modeling of short-channel n-FinFETs , 2015, 2015 73rd Annual Device Research Conference (DRC).

[20]  Francky Catthoor,et al.  Implications of BTI-Induced Time-Dependent Statistics on Yield Estimation of Digital Circuits , 2014, IEEE Transactions on Electron Devices.