Layer assignment considering manufacturability in X-architecture clock tree

As the advanced process and shrinking feature size integrate more and more functions on one chip, accompaniments are problems of lithography and material defects affecting the yield and quality of the chip beyond nanometer process. Via defects and congested wires are not beneficial for manufacturing in clock network and they should be avoided in the design. In this paper, we refine these defects by layer assignment and formulate this assigning problem as conflict graph. The conflict graph is solved by maximum independent sets in each layer recursively and experimental results show almost 82% reduction rate of vias and 100% avoidance of all wires suffered in serious optical proximity effect in X architecture clock tree.

[1]  Yao-Wen Chang,et al.  Multilevel Full-Chip Gridless Routing With Applications to Optical-Proximity Correction , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  David Z. Pan,et al.  TACO: temperature aware clock-tree optimization , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[3]  B. Nowak,et al.  Fitted Elmore delay: a simple and accurate interconnect delay model , 2004, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[4]  Sachin S. Sapatnekar,et al.  Low-power clock distribution using multiple voltages and reduced swings , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Wei Zhang,et al.  Steiner Tree Based Routing Algorithm in Consideration of Optical Proximity Correction , 2006, 2006 International Conference on Communications, Circuits and Systems.

[6]  Jan-Ming Ho,et al.  Zero skew clock routing with minimum wirelength , 1992 .

[7]  Janet Roveda,et al.  Statistical clock tree routing for robustness to process variations , 2006, ISPD '06.

[8]  Yu Hu,et al.  Via-aware global routing for good VLSI manufacturability and high yield , 2005, 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05).

[9]  Yici Cai,et al.  High performance clock routing in X-architecture , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[10]  Yao-Wen Chang,et al.  Novel full-chip gridless routing considering double-via insertion , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[11]  Kuang-Yao Lee,et al.  Post-routing redundant via insertion for yield/reliability improvement , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[12]  David Z. Pan,et al.  RADAR: RET-aware detailed routing using fast lithography simulations , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[13]  Louis Scheffer,et al.  Physical CAD changes to incorporate design for lithography and manufacturability , 2004, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753).

[14]  Yao-Wen Chang,et al.  Recent Research and Emerging Challenges in Physical Design for Manufacturability/Reliability , 2007, 2007 Asia and South Pacific Design Automation Conference.

[15]  Yici Cai,et al.  Multilevel Routing With Redundant Via Insertion , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.