A calibration technique for SAR analog-to-digital converter based on INL testing with quantization bits and redundant bit

A calibration technique for SAR analog-to-digital converters is proposed in this paper which is ready to be integrated on chip. This technique is based on the integral nonlinearity (INL) test and utilizes one redundant bit and extra two quantization bits to improve the calibration accuracy. In the calibration mode, mismatch errors are saved as higher-bit level INL information and then translated to calibration codes. During the conversion, higher-bit level outputs are adjusted and truncated to generate the required bits. Finally, 0.375LSB improvement of INL is observed by theoretical analysis and the effectiveness of this method is verified by simulations in which the maximum INL is reduced from 0.9LSB to 0.23LSB.

[1]  Degang Chen,et al.  Cost effective signal generators for ADC BIST , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[2]  P. Gray,et al.  All-MOS charge redistribution analog-to-digital conversion techniques. I , 1975, IEEE Journal of Solid-State Circuits.

[3]  Pavan Kumar Hanumolu,et al.  Calibration technique for SAR analog-to-digital converters , 2012 .

[4]  Chung-Ming Huang,et al.  A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[5]  Chen Zhao,et al.  Stimulus generator for SEIR method based ADC BIST , 2009, Proceedings of the IEEE 2009 National Aerospace & Electronics Conference (NAECON).

[6]  Degang Chen,et al.  Phase control of triangular stimulus generator for ADC BIST , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[7]  Degang Chen,et al.  Accurate testing of analog-to-digital converters using low linearity signals with stimulus error identification and removal , 2005, IEEE Transactions on Instrumentation and Measurement.