Design and phase noise analysis of a multiphase 6 to 11 GHz PLL

This paper presents the design, the phase noise analysis and measurement results of a fourth-order phase-locked loop (PLL) circuit. The PLL is composed of a four-stage inductorless ring oscillator, a 1/16-divider, phase-frequency detector (PFD), charge pump and loop filter, which all are fully differential circuits. A tuning range of 6 to 11 GHz is achieved using delay interpolation elements in the ring oscillator. For jitter minimization, we analyze the noise contribution of each building block, identify the largest noise contributors, and evaluate the total PLL phase noise in s- and z-domain. The measured RMS jitter of 18 mUI agrees well with the predicted value of 15 mUI from our noise analysis. The PLL is fabricated in 90-nm bulk CMOS, consumes a current of 45mA at 1.1V and occupies an area of 0.1 mm2.

[1]  T. Toifl,et al.  A low-jitter wideband multiphase PLL in 90nm SOI CMOS technology , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[2]  A. Floren,et al.  ' " ' " ' " . " ' " " " " " ' " ' " " " " " : ' " 1 , 2001 .

[3]  F. Gardner,et al.  Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[4]  B. Lai,et al.  A Monolithic 622Mb/s Clock Extraction Data Retiming Circuit , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  Ken Kundert,et al.  Predicting the Phase Noise and Jitter of PLL-Based Frequency Synthesizers , 2009 .

[6]  A.A. Abidi,et al.  Phase Noise and Jitter in CMOS Ring Oscillators , 2006, IEEE Journal of Solid-State Circuits.

[7]  Mark Horowitz,et al.  A 0.4-4-Gb/s CMOS quad transceiver cell using on-chip regulated dual-loop PLLs , 2003 .

[8]  Pavan Kumar Hanumolu,et al.  Analysis of charge-pump phase-locked loops , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  T. Toifl,et al.  A multiphase PLL for 10 Gb/s links in SOI CMOS technology , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.

[10]  Chih-Kong Ken Yang,et al.  Jitter optimization based on phase-locked loop design parameters , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).