Limitations of Delta-Sigma Converters
暂无分享,去创建一个
[1] László Tóth,et al. Time encoding and perfect recovery of bandlimited signals , 2003, 2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03)..
[2] G. Temes. Delta-sigma data converters , 1994 .
[3] R. Schreier,et al. Delta-sigma data converters : theory, design, and simulation , 1997 .
[4] Behzad Razavi,et al. RF Microelectronics , 1997 .
[5] H. Hegt,et al. An 8MHz, 72 dB SFDR Asynchronous Sigma-Delta Modulator with 1.5mW power dissipation , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).
[6] M. Clara,et al. A 70-mW 300-MHz CMOS continuous-time /spl Sigma//spl Delta/ ADC with 15-MHz bandwidth and 11 bits of resolution , 2004, IEEE Journal of Solid-State Circuits.
[7] W. Martin Snelgrove,et al. Continuous-time delta-sigma modulators for high-speed a/d conversion , 2013 .
[8] W. Sansen,et al. A 3.3 V 15-bit delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL-applications , 1999, Proceedings of the 24th European Solid-State Circuits Conference.
[9] Gabor C. Temes,et al. Understanding Delta-Sigma Data Converters , 2004 .
[10] Willy Sansen,et al. analog design essentials , 2011 .
[11] E. Roza,et al. Analog-to-digital conversion via duty-cycle modulation , 1997 .
[12] Andreas Wiesbauer,et al. On the jitter requirements of the sampling clock for analog-to-digital converters , 2002 .
[13] Maurits Ortmanns,et al. Continuous time sigma-delta A/D conversion : fundamentals, performance limits and robust implementations , 2006 .
[14] W. Sansen,et al. A high-performance multibit /spl Delta//spl Sigma/ CMOS ADC , 2000, IEEE Journal of Solid-State Circuits.
[15] Kenneth R. Laker,et al. Design of analog integrated circuits and systems , 1994 .