Chip-level power-performance optimization through thermally-driven across-chip variation (ACV) reduction

We report a detailed study of the impact of systematic across-chip variation (ACV) on chip level power-performance. We propose a metric to capture impact of ACV on chip-level leakage quantitatively. Product power-performance can be optimized by minimizing systematic ACV. Thermally-driven ACV was identified as a major mechanism in 32nm SOI technology. An optimized thermal anneal process was used to suppress ACV significantly, leading to a dramatic benefit in leakage power-performance trade-off.

[1]  Sachin S. Sapatnekar,et al.  Physical design techniques for optimizing RTA-induced variations , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[2]  H. Kimura,et al.  RTA-Driven Intra-Die Variations in Stage Delay, and Parametric Sensitivities for 65nm Technology , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[3]  J.C. Scott,et al.  Reduction of RTA-driven intra-die variation via model-based layout optimization , 2006, 2009 Symposium on VLSI Technology.

[4]  Terence B. Hook,et al.  Estimation of Iddq for early chip and technology design decisions , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[5]  Vivek Tiwari,et al.  Topological analysis for leakage prediction of digital circuits , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.