A power-aware 2-dimensional bypassing multiplier using cell-based design flow

This paper presents a low power digital multiplier design by taking advantage of a 2-dimensional bypassing method in cell-based design flow. The proposed bypassing cells constituting the multiplier skip redundant signal transitions when the horizontally partial product or the vertically operand is zero. Thorough cell-based design flow post-layout simulations show that the power delay product of the proposed 8times8 multiplier design is reduced by more than 13.8% compared to prior designs.

[1]  Sying-Jyan Wang,et al.  Low-power parallel multiplier with column bypassing , 2005 .

[2]  George D. Gristede,et al.  Implementation of a self-resetting CMOS 64-bit parallel adder with enhanced testability , 1999, IEEE J. Solid State Circuits.

[3]  Chenn-Jung Huang,et al.  A 1.0-GHz 0.6-/spl mu/m 8-bit carry lookahead adder using PLA-styled all-N-transistor logic , 2000 .

[4]  Chenn-Jung Huang,et al.  0-GHz 0 . 6m 8-bit Carry Lookahead Adder Using PLA-Styled All-N-Transistor Logic , 2000 .

[5]  Jia Di,et al.  Energy-aware multiplier design in multi-rail encoding logic , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[6]  Kiyoung Choi,et al.  Power minimization of functional units partially guarded computation , 2000, ISLPED '00.

[7]  Kiyoung Choi,et al.  Power minimization of functional units by partially guarded computation , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[8]  Sying-Jyan Wang,et al.  Low power parallel multiplier with column bypassing , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[9]  Kiyoung Choi,et al.  Dynamic operand interchange for low power , 1997 .

[10]  Chua-Chin Wang,et al.  A low-power 2D bypassing multiplier using 0.35 μm CMOS technology , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[11]  Suhwan Kim,et al.  Low power parallel multiplier design for DSP applications through coefficient optimization , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).

[12]  Koji Inoue,et al.  Multiplier energy reduction through bypassing of partial products , 2002, Asia-Pacific Conference on Circuits and Systems.