A review paper on memory fault models and test algorithms

Testing embedded memories in a chip can be very challenging due to their high-density nature and manufactured using very deep submicron (VDSM) technologies. In this review paper, functional fault models which may exist in the memory are described, in terms of their definition and detection requirement. Several memory testing algorithms that are used in memory built-in self-test (BIST) are discussed, in terms of test operation sequences, fault detection ability, and also test complexity. From the studies, it shows that tests with 22 N of complexity such as March SS and March AB are needed to detect all static unlinked or simple faults within the memory cells. The N in the algorithm complexity refers to Nx*Ny*Nz whereby Nx represents the number of rows, Ny represents the number of columns and Nz represents the number of banks. This paper also looks into optimization and further improvement that can be achieved on existing March test algorithms to increase the fault coverage or to reduce the test complexity.

[1]  Ad J. van de Goor,et al.  Using March Tests to Test SRAMs , 1993, IEEE Des. Test Comput..

[2]  Deepali Koppad,et al.  Implementation of BIST Technology using March-LR Algorithm , 2019, 2019 4th International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT).

[3]  Syed Abdul Sattar,et al.  Embedded Memory Test Strategies and Repair , 2017 .

[4]  Yervant Zorian,et al.  A New Method for March Test Algorithm Generation and Its Application for Fault Detection in RAMs , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Said Hamdioui,et al.  March SS: a test for all static simple RAM faults , 2002, Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002).

[6]  Indranil Chakraborty,et al.  In-Memory Computing in Emerging Memory Technologies for Machine Learning: An Overview , 2020, 2020 57th ACM/IEEE Design Automation Conference (DAC).

[7]  Janak H. Patel,et al.  Diagnosis and Repair of Memory with Coupling Faults , 1989, IEEE Trans. Computers.

[8]  Marian Marinescu,et al.  Simple and Efficient Algorithms for Functional RAM Testing , 1982, ITC.

[9]  Jen-Chieh Yeh,et al.  Flash memory built-in self-test using March-like algorithms , 2002, Proceedings First IEEE International Workshop on Electronic Design, Test and Applications '2002.

[10]  Preethy K John,et al.  BIST Architecture for Multiple RAMs in SoC , 2017 .

[11]  Jin-Fu Li,et al.  A BIST Scheme With the Ability of Diagnostic Data Compression for RAMs , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Poorvi K. Joshi,et al.  A BIST with diagnostic data compression for embedded RAMs , 2016, 2016 International Conference on Advanced Communication Control and Computing Technologies (ICACCCT).

[13]  Jin-Fu Li,et al.  Memory fault diagnosis by syndrome compression , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[14]  M. Parvathi,et al.  Modified March C-With Concurrency in Testing for Embedded Memory Applications , 2012, VLSIC 2012.

[15]  Suren Martirosyan,et al.  An Efficient Fault Detection and Diagnosis Methodology for Volatile and Non-Volatile Memories , 2019, 2019 Computer Science and Information Technologies (CSIT).

[16]  M. Jahnavi,et al.  Implementation of Concurrent Online MBIST for RFID Memories using March SS Algorithm , 2013 .

[17]  Baker Mohammad.  Embedded Memory Design for Multi-Core and Systems on Chip , 2013 .

[18]  Davit Hayrapetyan,et al.  Modeling dynamic single-cell and coupling faults via automata models , 2017, 2017 Computer Science and Information Technologies (CSIT).

[19]  Xiaoqing Wen,et al.  VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon) , 2006 .

[20]  Said Hamdioui,et al.  Memory Fault Modeling Trends: A Case Study , 2004, J. Electron. Test..

[21]  R. K. Sharma,et al.  Modeling and Simulation of Multi-operation Microcode-Based Built-In Self Test for Memory Faults , 2010, 2010 International Conference on Signal Acquisition and Processing.

[22]  Said Hamdioui,et al.  Generic, orthogonal and low-cost March Element based memory BIST , 2011, 2011 IEEE International Test Conference.

[23]  Wu Wu-chen.  SRAM BIST Design Based on March C+ Algorithm , 2011 .

[24]  Kevin Zhang.  Embedded Memories for Nano-Scale VLSIs , 2009 .

[25]  Ireneusz Mrozek,et al.  Multi-run Memory Tests for Pattern Sensitive Faults , 2018 .

[26]  Vyacheslav N. Yarmolik,et al.  RAM testing algorithms for detection multiple linked faults , 1996, Proceedings ED&TC European Design and Test Conference.

[27]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[28]  P. Rony Antony,et al.  VLSI design and comparative analysis of memory BIST controllers , 2014, 2014 First International Conference on Computational Systems and Communications (ICCSC).

[29]  Georgi Gaydadjiev,et al.  March LR: a test for realistic linked faults , 1996, Proceedings of 14th VLSI Test Symposium.

[30]  Zaid Al-Ars,et al.  Dynamic Faults in Random-Access-Memories: Concept, Fault Models and Tests , 2003, J. Electron. Test..

[31]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[32]  Erik Jan Marinissen,et al.  Challenges in embedded memory design and test , 2005, Design, Automation and Test in Europe.

[33]  Ad J. van de Goor,et al.  Approximating infinite dynamic behavior for DRAM cell defects , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[34]  Said Hamdioui,et al.  Importance of dynamic faults for new SRAM technologies , 2003, The Eighth IEEE European Test Workshop, 2003. Proceedings..

[35]  Sandeep K. Gupta,et al.  A methodology for transforming memory tests for in-system testing of direct mapped cache tags , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[36]  Giorgio Di Natale,et al.  March AB, a state-of-the-art march test for realistic static linked faults and dynamic faults in SRAMs , 2007, IET Comput. Digit. Tech..

[37]  Cheng-Wen Wu,et al.  Neighborhood pattern-sensitive fault testing and diagnostics for random-access memories , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[38]  Said Hamdioui,et al.  Testing static and dynamic faults in random access memories , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[39]  Yervant Zorian,et al.  A March-based fault location algorithm for static random access memories , 2002, Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002).

[40]  Said Hamdioui,et al.  An experimental analysis of spot defects in SRAMs: realistic fault models and tests , 2000, Proceedings of the Ninth Asian Test Symposium.

[41]  K. Sivasankar,et al.  Architecture for an efficient MBIST using modified March-y algorithms to achieve optimized communication delay and computational speed , 2021, Int. J. Pervasive Comput. Commun..

[42]  Veena S. Chakravarthi,et al.  A Practical Approach to VLSI System on Chip (SoC) Design - A Comprehensive Guide, Second Edition , 2019 .

[43]  Lijun Zhang,et al.  A Precise Design for Testing High-Speed Embedded Memory using a BIST Circuit , 2017 .

[44]  Said Hamdioui,et al.  The state-of-art and future trends in testing embedded memories , 2004, Records of the 2004 International Workshop on Memory Technology, Design and Testing, 2004..

[45]  Xiaoqing Wen,et al.  Fault Detection with Optimum March Test Algorithm , 2012, 2012 Third International Conference on Intelligent Systems Modelling and Simulation.

[46]  Yin Yuan,et al.  The Improvement of March C+ Algorithm for Embedded Memory Test , 2015, NCCET.

[47]  Georgi Gaydadjiev,et al.  March U: a test for unlinked memory faults , 1997 .

[48]  W.Z. Wan Hasan,et al.  A Realistic March-12N Test And Diagnosis Algorithm For SRAM Memories , 2006, 2006 IEEE International Conference on Semiconductor Electronics.

[49]  Xiaoqing Wen,et al.  Testing Static Single Cell Faults using static and dynamic data background , 2011, 2011 IEEE Student Conference on Research and Development.

[50]  Jin-Fu Li,et al.  Testing of In-Memory-Computing 8T SRAMs , 2019, 2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT).

[51]  Witold A. Pleskacz,et al.  Configurable MBIST Processor for Embedded Memories Testing , 2019, 2019 MIXDES - 26th International Conference "Mixed Design of Integrated Circuits and Systems".

[52]  Akanksha Awasthi,et al.  A Review Paper on Memory Testing using BIST , 2016 .

[53]  R. Dean Adams,et al.  High Performance Memory Testing: Design Principles, Fault Modeling and Self-Test , 2002 .

[54]  Twinkle Koshy,et al.  Diagnostic data detection of faults in RAM using different march algorithms with BIST scheme , 2016, 2016 International Conference on Emerging Technological Trends (ICETT).

[55]  Ilia Polian,et al.  On the Automated Verification of User-defined MBIST Algorithms , 2015 .

[56]  Yervant Zorian,et al.  Minimal March Tests for Dynamic Faults in Random Access Memories , 2006, Eleventh IEEE European Test Symposium (ETS'06).