A Split-Level Diagonal Bit-line (SLDB) stacked capacitor cell for 256 Mb DRAMs

A Split-Level Diagonal Bit-line (SLDB) stacked capacitor cell having a cylindrical storage node with hemispherical grained (HSG) silicon is proposed for 256 MbDRAMs. This memory cell provides large alignment tolerance between contact hole and wiring, large word-line noise immunity and large storage capacitance in a small cell area of 0.54 mu m/sup 2/ with 0.25 mu m design rule.<<ETX>>

[1]  E. Takeda,et al.  A new stacked capacitor DRAM cell characterized by a storage capacitor on a bit-line structure , 1988, Technical Digest., International Electron Devices Meeting.

[2]  K. Tokashiki,et al.  Trench isolation with Del (nabla)-shaped buried oxide for 256 mega-bit DRAMs , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[3]  Takamaro Kikkawa,et al.  A capacitor-over-bit-line (COB) cell with a hemispherical-grain storage node for 64 Mb DRAMs , 1990, International Technical Digest on Electron Devices.

[4]  R. Hori,et al.  A 5 V-only 64K dynamic RAM based on high S/N design , 1980, IEEE Journal of Solid-State Circuits.