FPGA Implementation(s) of a Scalable Encryption Algorithm

SEA is a scalable encryption algorithm targeted for small embedded applications. It was initially designed for software implementations in controllers, smart cards, or processors. In this letter, we investigate its performances in field-programmable gate array (FPGA) devices. For this purpose, a loop architecture of the block cipher is presented. Beyond its low cost performances, a significant advantage of the proposed architecture is its full flexibility for any parameter of the scalable encryption algorithm, taking advantage of generic VHDL coding. The letter also carefully describes the implementation details allowing us to keep small area requirements. Finally, a comparative performance discussion of SEA with the advanced encryption standard Rijndael and (a cipher purposed for efficient FPGA implementations) is proposed. It illustrates the interest of platform/context-oriented block cipher design and, as far as SEA is concerned, its low area requirements and reasonable efficiency.

[1]  Vincent Rijmen,et al.  The Design of Rijndael , 2002, Information Security and Cryptography.

[2]  Jean-Jacques Quisquater,et al.  FPGA implementations of the ICEBERG block cipher , 2005, International Conference on Information Technology: Coding and Computing (ITCC'05) - Volume II.

[3]  Daniel Eckerbert,et al.  Toward architecture-based test-vector generation for timing verification of fast parallel multipliers , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Ralph Howard,et al.  Data encryption standard , 1987 .

[5]  Christof Paar,et al.  An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists , 2000, AES Candidate Conference.

[6]  Johannes Wolkerstorfer,et al.  A Universal and Efficient AES Co-processor for Field Programmable Logic Arrays , 2004, FPL.

[7]  Jayanta K. Ghosh,et al.  Identifiability of the multinormal and other distributions under competing risks model , 1978 .

[8]  Antonino Mazzeo,et al.  An FPGA-Based Performance Analysis of the Unrolling, Tiling, and Pipelining of the AES Algorithm , 2003, FPL.

[9]  Christof Paar,et al.  An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Roger M. Needham,et al.  TEA, a Tiny Encryption Algorithm , 1994, FSE.

[11]  Jean-Didier Legat,et al.  Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs , 2003, CHES.

[12]  Kris Gaj,et al.  Fast Implementation and Fair Comparison of the Final Candidates for Advanced Encryption Standard Using Field Programmable Gate Arrays , 2001, CT-RSA.

[13]  Haikady N. Nagaraja.  On the independence of system life distribution and cause of failure , 1982 .

[14]  Alok N. Choudhary,et al.  Exploring Area/Delay Tradeoffs in an AES FPGA Implementation , 2004, FPL.

[15]  Kimmo Järvinen,et al.  Comparative survey of high-performance cryptographic algorithm implementations on FPGAs , 2005 .

[16]  M. Ray Mercer,et al.  Efficient logic-level timing analysis using constraint-guided critical path search , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[17]  Vincent Rijmen,et al.  AES implementation on a grain of sand , 2005 .

[18]  Jongsung Kim,et al.  HIGHT: A New Block Cipher Suitable for Low-Resource Device , 2006, CHES.

[19]  Jean-Jacques Quisquater,et al.  SEA: A Scalable Encryption Algorithm for Small Embedded Applications , 2006, CARDIS.

[20]  Gideon Yuval,et al.  Reinventing the Travois: Encryption/MAC in 30 ROM Bytes , 1997, FSE.