Thermal Aware Low Power Universal Asynchronous Receiver Transmitter Design on FPGA
暂无分享,去创建一个
[1] J. Norhuzaimin,et al. The design of high speed UART , 2005, 2005 Asia-Pacific Conference on Applied Electromagnetics.
[2] Ritesh Kumar Agrawal,et al. The design of high speed UART , 2013, 2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES.
[3] Yongcheng Wang,et al. A new approach to realize UART , 2011, Proceedings of 2011 International Conference on Electronic & Mechanical Engineering and Information Technology.
[4] Christian Plessl,et al. Exploration of ring oscillator design space for temperature measurements on FPGAs , 2012, 22nd International Conference on Field Programmable Logic and Applications (FPL).
[5] Luca Benini,et al. Multi-processor operating system emulation framework with thermal feedback for systems-on-chip , 2007, GLSVLSI '07.
[6] B. Pandey,et al. Output load capacitance based low power implementation of UART on FPGA , 2014, 2014 International Conference on Computer Communication and Informatics.
[7] Bai Feng-e. Design and Simulation of UART Serial Communication Module Based on Verilog-HDL , 2008 .
[8] Sandeep K. S. Gupta,et al. TARA: Thermal-Aware Routing Algorithm for Implanted Sensor Networks , 2005, DCOSS.
[9] Zhang Ju. Design of a kind of Simplified UART Circurt Based on FPGA , 2008 .