Three kinds of encoder configurations, which include noise shaping, predictive and their combination forms, are investigated from LSI implementation points of view. A first order predictive encoder with first order noise shaping is chosen. A novel circuit configuration for the selected structure is proposed, which consists of a digital predictor with a capacitor array D-to-A converter, an operational amplifier and a comparator. The configuration can greatly decrease step unbalance effect, settling time and output voltage swing requirements for the operational amplifier, and the number of analog components. These features are essential in fine pattern LSI implementation. Capacitor fabrication error effects on the signal-to-noise ratio are numerically analyzed. A simplified decimation filter realization, which needs no high speed multiplier, is introduced.
[1]
L. J. Loporcaro,et al.
Single-chip per channel codec with filters utilizing /spl Delta/-/spl Sigma/ modulation
,
1981
.
[2]
S. Tewksbury,et al.
Oversampled, linear predictive and noise-shaping coders of order N g 1
,
1978
.
[3]
B.A. Wooley,et al.
An integrated per-channel PCM encoder based on interpolation
,
1979,
IEEE Journal of Solid-State Circuits.
[4]
Wolfgang Pribyl,et al.
CMOS Digital Signal-Processing Codec Filter with High Performance and Flexibility
,
1984,
ESSCIRC '84: Tenth European Solid-State Circuits Conference.
[5]
K. Shenoi,et al.
Design Methodology for ΣΔM
,
1983,
IEEE Trans. Commun..