An area-efficient built-in redundancy analysis for embedded memories with optimal repair rate using 2-D redundancy

A novel built-in redundancy analysis (BIRA) is proposed for embedded memories. The proposed BIRA algorithm has two phases. In the first phase, detected faults are collected to area-efficient fault storing content addressable memory (CAM). In order to determine a correct repair solution, spare memories are allocated in the second phase using linear feedback shift register (LFSR) with fast analyzing speed. Experimental results show that the proposed BIRA algorithm achieves optimal repair rate and very low area overhead.

[1]  Hideto Hidaka,et al.  A built-in self-repair analyzer (CRESTA) for embedded DRAMs , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[2]  Shyue-Kung Lu,et al.  A BIRA algorithm for embedded memories with 2D redundancy , 2005, 2005 IEEE International Workshop on Memory Technology, Design, and Testing (MTDT'05).

[3]  Sungho Kang,et al.  High-efficiency memory BISR with two serial RA stages using spare memories , 2008 .

[4]  Joseph Rayhawk,et al.  At-speed built-in self-repair analyzer for embedded word-oriented memories , 2004, 17th International Conference on VLSI Design. Proceedings..

[5]  Jin-Fu Li,et al.  Built-in redundancy analysis for memory yield improvement , 2003, IEEE Trans. Reliab..

[6]  Shyue-Kung Lu,et al.  Efficient built-in redundancy analysis for embedded memories with 2-D redundancy , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Soojin Kim,et al.  Design of area-efficient unified transform circuit for multi-standard video decoder , 2009, 2009 International SoC Design Conference (ISOCC).

[8]  Hans-Joachim Wunderlich,et al.  An Integrated Built-In Test and Repair Approach for Memories with 2D Redundancy , 2007, 12th IEEE European Test Symposium (ETS'07).