A New Design Technique for Sub-Nanosecond Delay and 200 V/ns Power Supply Slew-Tolerant Floating Voltage Level Shifters for GaN SMPS

Dual-output gate drivers for switched-mode power supplies require low-side reference signals to be shifted to the switch-node potential. With the move to ultra-fast switching GaN converters, there is a commercial need to achieve switch-node slew-rates exceeding 100 V/ns, however, reported level shifters do not simultaneously achieve the required power supply slew immunities and sub-ns propagation delays. This paper presents a novel design technique to achieve the first floating voltage level shifters that deliver slew-rate immunities above 100 V/ns and sub-ns delay in the same circuit. Step-by-step transistor-level design methods are presented. This technique is applied to improve a reported level shifter, and experimentally validated by fabricating this level shifter in a 180 nm high-voltage CMOS process. The final level shifter has zero static power consumption, and is shown to have a sub-nanosecond delay across the whole operating range, a 200 V/ns positive power-rail slew tolerance, and infinite negative slew tolerance. The measured propagation delay decreases from 722 ps with the floating ground at −1.5 V, to 532 ps for a floating ground of 45 V, and the power consumption is 30.3 pJ per transition at 45 V. It has a figure of merit of 0.06 ns/( $\mu $ mV), which is an $1.7\times $ improvement on the next best reported level shifter for this type of application.

[1]  Yvon Savaria,et al.  High Voltage Interfaces for CMOS/DMOS Technologies , 2003 .

[2]  Duncan G. Elliott,et al.  Low-power static and dynamic high-voltage CMOS level-shifter circuits , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[3]  Byong-Deok Choi Enhancement of current driving capability in data driver ICs for plasma display panels , 2009, IEEE Transactions on Consumer Electronics.

[4]  Qiang Ye,et al.  A high speed and power-efficient level shifter for high voltage buck converter drivers , 2010, 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology.

[5]  Torsten Lehmann,et al.  Nanosecond Delay Floating High Voltage Level Shifters in a 0.35 $\mu$m HV-CMOS Technology , 2011, IEEE Journal of Solid-State Circuits.

[6]  F. Lee,et al.  Gallium Nitride based 3D integrated non-isolated point of load module , 2012, 2012 Twenty-Seventh Annual IEEE Applied Power Electronics Conference and Exposition (APEC).

[7]  Anantha Chandrakasan,et al.  90.6% efficient 11MHz 22W LED driver using GaN FETs and burst-mode controller with 0.96 power factor , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[8]  Maryam Shojaei Baghini,et al.  Device–Circuit Co-design for Beyond 1 GHz 5 V Level Shifter Using DeMOS Transistors , 2013, IEEE Transactions on Electron Devices.

[9]  K. Ngo,et al.  Experience with 1 to 3 megahertz power conversion using eGaN FETs , 2013, 2013 Twenty-Eighth Annual IEEE Applied Power Electronics Conference and Exposition (APEC).

[10]  Torsten Lehmann Design of fast low-power floating high-voltage level-shifters , 2014 .

[11]  Erik Bruun,et al.  High-voltage pulse-triggered SR latch level-shifter design considerations , 2014, 2014 NORCHIP.

[12]  H. Nishio,et al.  A new level up shifter for HVICs with high noise tolerance , 2014, 2014 International Power Electronics Conference (IPEC-Hiroshima 2014 - ECCE ASIA).

[13]  Johan Strydom,et al.  Design and evaluation of a 10 MHz gallium nitride based 42 V DC-DC converter , 2014, 2014 IEEE Applied Power Electronics Conference and Exposition - APEC 2014.

[14]  Bernhard Wicht,et al.  A 50V high-speed level shifter with high dv/dt immunity for multi-MHz DCDC converters , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).

[15]  Bram Nauta,et al.  Design and Analysis of a High-Efficiency High-Voltage Class-D Power Output Stage , 2014, IEEE Journal of Solid-State Circuits.

[16]  Ke-Horng Chen,et al.  120V/ns output slew rate enhancement technique and high voltage clamping circuit in high integrated gate driver for power GaN FETs , 2015, ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC).

[17]  Hoi Lee,et al.  Design of On-Chip Gate Drivers With Power-Efficient High-Speed Level Shifting and Dynamic Timing Control for High-Voltage Synchronous Switching Power Converters , 2015, IEEE Journal of Solid-State Circuits.

[18]  Lei Chen,et al.  16.7 A 20V 8.4W 20MHz four-phase GaN DC-DC converter with fully on-chip dual-SR bootstrapped GaN FET driver achieving 4ns constant propagation delay and 1ns switching rise time , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[19]  Joseph Sankman,et al.  16.8 A 3-to-40V 10-to-30MHz automotive-use GaN driver with active BST balancing and VSW dual-edge dead-time modulation achieving 8.3% efficiency improvement and 3.4ns constant propagation delay , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[20]  Maryam Shojaei Baghini,et al.  Device-circuit co-design for high performance level shifter by limiting quasi-saturation effects in advanced DeMOS transistors , 2016, 2016 IEEE International Nanoelectronics Conference (INEC).

[21]  Bernard H. Stark,et al.  Design of 370-ps Delay Floating-Voltage Level Shifters With 30-V/ns Power Supply Slew Tolerance , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[22]  Masanori Tsukuda,et al.  General-Purpose Clocked Gate Driver IC With Programmable 63-Level Drivability to Optimize Overshoot and Energy Loss in Switching by a Simulated Annealing Algorithm , 2017, IEEE Transactions on Industry Applications.

[23]  Bernard H. Stark,et al.  Crosstalk suppression in a 650-V GaN FET bridgeleg converter using 6.7-GHz active gate driver , 2017, 2017 IEEE Energy Conversion Congress and Exposition (ECCE).