Charge-sharing alleviation and detection for CMOS domino circuits

Charge sharing, which occurs in any complementary metal-oxide-semiconductor (CMOS) domino gate, may degrade the output voltage level or may even cause an erroneous output value. In this paper, this problem is thoroughly investigated by considering circuit topology and circuit function. We describe a method to measure the sensitivity [called charge-sharing (CS) vulnerability] of the CS problem for each domino gate. A method to derive the CS vulnerability and the test vector for each domino gate is suggested. We also propose a transistor reordering method to dramatically reduce the CS vulnerabilities for all domino gates so that the CS problem can be alleviated. We also prove theoretically that a set of test vectors generated for single charge-sharing faults (SCSFs) can also detect all multiple charge-sharing faults (MCSFs). This good property significantly guarantees the test quality for the CS faults of domino circuits.

[1]  Graham A. Jullien,et al.  Fast adders using enhanced multiple-output domino logic , 1997 .

[2]  Trevor York,et al.  Book Review: Principles of CMOS VLSI Design: A Systems Perspective , 1986 .

[3]  R. Allmon,et al.  High-performance microprocessor design , 1998, IEEE J. Solid State Circuits.

[4]  P. Bannon,et al.  A 433 MHz 64 b quad issue RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[5]  C.A.T. Salama,et al.  Charge redistribution and noise margins in domino CMOS logic , 1986 .

[6]  Kaushik Roy,et al.  Transistor reordering for power minimization under delay constraint , 1996, TODE.

[7]  Shin Min Kang,et al.  CMOS Digital Integrated Cir-cuits: Analysis and Design , 2002 .

[8]  Ruchir Puri,et al.  Logic optimization by output phase assignment in dynamic logic synthesis , 1996, Proceedings of International Conference on Computer Aided Design.

[9]  F. Brglez,et al.  On testability of combinational networks , 1984 .

[10]  Larry Welch,et al.  Issues in the design of domino logic circuits , 1998, Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222).

[11]  Melvin A. Breuer,et al.  On the charge sharing problem in CMOS stuck-open fault testing , 1990, Proceedings. International Test Conference 1990.

[12]  Wen-Ben Jone,et al.  Multiple fault testing using minimal single fault test set for fanout-free circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Wen-Ben Jone,et al.  TAIR: testability analysis by implication reasoning , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..