Comprehensive ESD protection for RF inputs

We demonstrate that narrow-band tuned circuits may be used for ESD protection of RF inputs, and a figure of merit for optimization of these circuits is presented. The performance of the ESD protected RF circuit is dependent on the quality factor of the ESD device, and various protection devices are evaluated in this work. Broadband circuit protection is also addressed.

[1]  Paul Leroux,et al.  A 6mW, 1.5dB NF CMOS LNA for GPS with 3kV HBM ESD-protection , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[2]  Elyse Rosenbaum,et al.  Compact modeling of vertical ESD protection NPN transistors for RF circuits , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[3]  M. Steyaert,et al.  High-performance 5.2 GHz LNA with on-chip inductor to provide ESD protection , 2001 .

[4]  Elyse Rosenbaum,et al.  Cancellation technique to provide ESD protection for multi-GHz RF inputs , 2003 .

[5]  P. De Vita,et al.  A sub-1-dB NF±2.3-kV ESD-protected 900-MHz CMOS LNA , 2001, IEEE J. Solid State Circuits.

[6]  A. Botula,et al.  Silicon Germanium heterojunction bipolar transistor ESD power clamps and the Johnson Limit , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.

[7]  Eugene R. Worley,et al.  Optimization of input protection diode for high speed applications , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[8]  Carl Kyono,et al.  A cost-effective 0.25 /spl mu/m L/sub eff/ BiCMOS technology featuring graded-channel CMOS (GCMOS) and a quasi-self-aligned (QSA) NPN for RF wireless applications , 2000, Proceedings of the 2000 BIPOLAR/BiCMOS Circuits and Technology Meeting (Cat. No.00CH37124).

[9]  P. Mortini,et al.  Investigation on different ESD protection strategies devoted to 3.3V RF applications (2GHz) in a 0.18μm CMOS process , 2002 .

[10]  A. Joseph,et al.  Electrostatic discharge characterization of epitaxial-base silicon-germanium heterojunction bipolar transistors , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[11]  E. Rosenbaum,et al.  Combined TLP/RF testing system for detection of ESD failures in RF circuits , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[12]  E. A. Amerasekera,et al.  ESD in silicon integrated circuits , 1995 .

[13]  Jon Barth,et al.  TLP calibration, correlation, standards, and new techniques , 2001 .

[14]  Sung-Mo Kang,et al.  ESD protection for BiCMOS circuits , 2000, Proceedings of the 2000 BIPOLAR/BiCMOS Circuits and Technology Meeting (Cat. No.00CH37124).

[16]  B. Razavi,et al.  Broadband ESD protection circuits in CMOS technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[17]  Paul Leroux,et al.  A 0.8 dB NF ESD-protected 9 mW CMOS LNA , 2001 .