Formal VLSI verification techniques based on state machine comparison