A low complexity stopping criterion for reducing power consumption in turbo decoders

Turbo codes are proposed in most of the advanced digital communication standards, such as 3GPP-LTE. However, due to its computational complexity, the turbo decoder is one of the most power hungry blocks in digital baseband. To alleviate this issue, one way is to avoid surplus computing phases thanks to the early termination of the iterative decoding process. The use of stopping criteria is one of the most common algorithm level power reduction methods in literature. These methods always come with some hardware overhead. In this paper, a new trellis based stopping criterion is proposed. The novelty of this approach is the lower hardware overhead thanks to the use of trellis states as key parameter to stop the iterative process. Results are showing the importance of this added hardware in terms of method efficiency. Compared to state-of-the-art Log Likelihood Ratio (LLR) based techniques, proposed Low Complexity Trellis Based (LCTB) is demonstrating 23% less power consumption on average, for comparable performance level in terms of Bit Error Rate (BER) and Frame Error Rate (FER).

[1]  Peter A. Hoeher,et al.  Using the mean reliability as a design and stopping criterion for turbo codes , 2001, Proceedings 2001 IEEE Information Theory Workshop (Cat. No.01EX494).

[2]  Tor Aulin,et al.  A new stopping criterion for iterative decoding , 2004, 2004 IEEE International Conference on Communications (IEEE Cat. No.04CH37577).

[3]  Yufei W. Blankenship,et al.  A simple stopping criterion for turbo decoding , 2000, IEEE Communications Letters.

[4]  In-Cheol Park,et al.  A Low-Complexity Stopping Criterion for Iterative Turbo Decoding , 2005, IEICE Trans. Commun..

[5]  Fabien Clermidy,et al.  Power consumption analysis and energy efficient optimization for turbo decoder implementation , 2010, 2010 International Symposium on System on Chip.

[6]  In-Cheol Park,et al.  Low-power hybrid turbo decoding based on reverse calculation , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[7]  Norbert Wehn,et al.  A Reconfigurable Application Specific Instruction Set Processor for Convolutional and Turbo Decoding in a SDR Environment , 2008, 2008 Design, Automation and Test in Europe.

[8]  C. Chakrabarti,et al.  Design and implementation of low-energy turbo decoders , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Fabrizio Pollara,et al.  Stopping Rules for Turbo Decoders , 2000 .

[10]  Ivan J. Fair,et al.  Techniques for early stopping and error detection in turbo decoding , 2003, IEEE Trans. Commun..

[11]  Shu Lin,et al.  Two simple stopping criteria for turbo decoding , 1999, IEEE Trans. Commun..

[12]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[13]  Christian Bernard,et al.  A 477mW NoC-based digital baseband for MIMO 4G SDR , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[14]  I. J. Fair,et al.  New error detection techniques and stopping criteria for turbo decoding , 2000, 2000 Canadian Conference on Electrical and Computer Engineering. Conference Proceedings. Navigating to a New Era (Cat. No.00TH8492).

[15]  In-Cheol Park,et al.  Low-Power Hybrid Turbo Decoding Based on Reverse Calculation , 2006, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[16]  Chia-Chun Tsai,et al.  A new low-power turbo decoder using HDA-DHDD stopping iteration , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[17]  Gianluca Piccinini,et al.  Architectural strategies for low-power VLSI turbo decoders , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[18]  Naresh R. Shanbhag,et al.  A low-power VLSI architecture for turbo decoding , 2003, ISLPED '03.

[19]  Alfonso Martinez,et al.  Efficient stopping rule for turbo decoders , 2006 .

[20]  H. Meyr,et al.  Power reduction for ASIPS: a case study , 2001, 2001 IEEE Workshop on Signal Processing Systems. SiPS 2001. Design and Implementation (Cat. No.01TH8578).