Wideband 32-element 200-MHz 2-D IIR beam filters using ROACH-2 Virtex-6 sx475t FPGA

Two-dimensional (2-D) IIR beam filter applications operating in ultra wide-band (UWB) radio frequency (RF) range requires hardware capable of handling high speed real-time processing due to its operation bandwidth lies in megahertz or gigahertz range. Two-dimensional IIR beam forming is used mainly for applications such as communications, radars and detection of directional sensing. A systolic architecture is proposed for the real-time implementation of the 2-D IIR beam filter. This the first attempt of evaluating the prospect of practical implementation of such a beam filter capable in ROACH-2 hardware platform which is equipped with a Xilinx Virtex-6 sx475t FPGA chip, widely used in the field of radio astronomy reaching upto 200 MHz operating frequency.

[1]  Sabrina Hirsch,et al.  Digital Signal Processing A Computer Based Approach , 2016 .

[2]  Keshab K. Parhi,et al.  High-speed VLSI architectures for the AES algorithm , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Arjuna Madanayake,et al.  FPGA Prototyping of Spatio-temporal 2D IIR Broadband Beam Plane-wave Filters , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[4]  Arjuna Madanayake,et al.  Radio-Frequency (RF) Beamforming Using Systolic FPGA-based Two Dimensional (2D) IIR Space-Time Filters , 2010 .

[5]  H.L.P. Madanayake,et al.  Low-complexity distributed parallel processor for 2D IIR broadband beam plane-wave filters , 2007, Canadian Journal of Electrical and Computer Engineering.

[6]  TWO-WEEK Loan COpy,et al.  University of California , 1886, The American journal of dental science.

[7]  M. Vavrda.  Digital beamforming in wireless communications , 2004 .

[8]  Arjuna Madanayake,et al.  A Systolic Array 2-D IIR Broadband RF Beamformer , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Arjuna Madanayake,et al.  A Speed-Optimized Systolic Array Processor Architecture for Spatio-Temporal 2-D IIR Broadband Beam Filters , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  PoppThomas,et al.  Area, delay, and power characteristics of standard-cell implementations of the AES S-Box , 2008 .

[11]  A. R. Whitney,et al.  The Murchison Widefield Array: The Square Kilometre Array Precursor at Low Radio Frequencies , 2012, Publications of the Astronomical Society of Australia.

[12]  A.J. Faulkner.  Dense aperture arrays for the Square Kilometre Array , 2011, 2011 XXXth URSI General Assembly and Scientific Symposium.

[13]  Arjuna Madanayake,et al.  Broadband Multiple Cone-Beam 3-D IIR Digital Filters Applied to Planar Dense Aperture Arrays , 2012, IEEE Transactions on Antennas and Propagation.

[14]  A. W. M. van den Enden,et al.  Discrete Time Signal Processing , 1989 .

[15]  Alan E. E. Rogers,et al.  The Murchison Widefield Array: Design Overview , 2009, Proceedings of the IEEE.