Advanced design approaches for SFQ logic circuits based on the binary decision diagram
暂无分享,去创建一个
N. Yoshikawa | A. Fujimaki | S. Yorozu | H. Terai | M. Ito | T. Nishigai | K. Obata | K. Takagai | N. Takagai
[1] H. Terai,et al. Design and implementation of SFQ programmable clock generators , 2004 .
[2] Yoshihito Amemiya,et al. Binary-decision-diagram device , 1995 .
[3] T. Nanya,et al. Rapid single-flux-quantum dual-rail logic for asynchronous circuits , 1997, IEEE Transactions on Applied Superconductivity.
[4] A.F. Kirichenko,et al. Implementation of novel "push-forward" RSFQ Carry-Save Serial Adders , 1995, IEEE Transactions on Applied Superconductivity.
[5] H. Terai,et al. A single flux quantum standard logic cell library , 2002 .
[6] Nobuyuki Yoshikawa,et al. Design considerations of data-driven self-timed rsfq adder circuits , 1998 .
[7] Y. Yamanashi,et al. A single-flux-quantum logic prototype microprocessor , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[8] V. Semenov,et al. Single flux, quantum B flip-flop and its possible applications , 1994, IEEE Transactions on Applied Superconductivity.
[9] Nobuyuki Yoshikawa,et al. Top-down RSFQ logic design based on a binary decision diagram , 2001 .
[10] N. Yoshikawa,et al. Self-timing and vector processing in RSFQ digital circuit technology , 1999, IEEE Transactions on Applied Superconductivity.
[11] V. Semenov,et al. RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems , 1991, IEEE Transactions on Applied Superconductivity.
[12] Yoshihito Amemiya,et al. Single-electron logic device based on the binary decision diagram , 1997 .
[13] Sheldon B. Akers,et al. Binary Decision Diagrams , 1978, IEEE Transactions on Computers.
[14] C. Hamilton,et al. Margins and yield in single flux quantum logic , 1991, IEEE Transactions on Applied Superconductivity.
[15] N. Yoshikawa,et al. Data-driven self-timed RSFQ digital integrated circuit and system , 1997, IEEE Transactions on Applied Superconductivity.
[16] Nobuyuki Yoshikawa,et al. Design and component test of RSFQ packet decoders for shift register memories , 2002 .
[17] Randal E. Bryant,et al. Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.
[18] Priyadarsan Patra,et al. Delay insensitive logic for RSFQ superconductor technology , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.