On-Line Adjustable Buffering for Runtime Power Reduction
暂无分享,去创建一个
[1] Massoud Pedram,et al. Clock-gating and its application to low power design of sequential circuits , 2000 .
[2] Noel Menezes,et al. Repeater scaling and its impact on CAD , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Anantha Chandrakasan,et al. MTCMOS hierarchical sizing based on mutual exclusive discharge patterns , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[4] Kaushik Roy,et al. Leakage in nano-scale technologies: mechanisms, impact and design considerations , 2004, Proceedings. 41st Design Automation Conference, 2004..
[5] Satoshi Shigematsu,et al. A 1-V high-speed MTCMOS circuit scheme for power-down application circuits , 1997, IEEE J. Solid State Circuits.
[6] R.W. Brodersen,et al. A dynamic voltage scaled microprocessor system , 2000, IEEE Journal of Solid-State Circuits.
[7] Vivek De,et al. A new technique for standby leakage reduction in high-performance circuits , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).
[9] Farid N. Najm,et al. A gate-level leakage power reduction method for ultra-low-power CMOS circuits , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.
[10] Puneet Gupta,et al. Selective gate-length biasing for cost-effective runtime leakage control , 2004, Proceedings. 41st Design Automation Conference, 2004..
[11] Takayasu Sakurai,et al. VTCMOS characteristics and its optimum conditions predicted by a compact analytical model , 2001, ISLPED '01.
[12] T. Sakata,et al. Switched-source-impedance CMOS circuit for low standby subthreshold current giga-scale LSI's , 1993, Symposium 1993 on VLSI Circuits.
[13] Daniela De Venuto,et al. International Symposium on Quality Electronic Design , 2005, Microelectronics Journal.
[14] Satoshi Shigematsu,et al. A 1-V multithreshold-voltage CMOS digital signal processor for mobile phone application , 1996, IEEE J. Solid State Circuits.
[15] Shin'ichiro Mutoh,et al. 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.