论文信息 - On the bandwidth availability of multistage interconnection networks

On the bandwidth availability of multistage interconnection networks

In this paper, we develop a model that describes the behaviour of a multistage interconnection network (MIN) interconnecting processors and memory modules, when faults exist among the functional units (the processors, memory modules, switching elements and links). Based on this model, we compare the performability of various MIN systems that employ extra stages, or multiple disjoint copies of MINs vertically stacked.<<ETX>>

Andreas S. Pomportsis | Andreas A. Veglis

[1] Chita R. Das,et al. Bandwidth availability of multiple-bus multiprocessors , 1985, IEEE Transactions on Computers.

[2] Dharma P. Agrawal,et al. Testing and Fault Tolerance of Multistage Interconnection Networks , 1982, Computer.

[3] Robert E. Machol,et al. System engineering handbook , 1965 .

[4] Dharma P. Agrawal,et al. A Survey and Comparision of Fault-Tolerant Multistage Interconnection Networks , 1987, Computer.

[5] Kai Hwang,et al. Computer architecture and parallel processing , 1984, McGraw-Hill Series in computer organization and architecture.

[6] Chin-Tau A. Lea,et al. Tradeoff of horizontal decomposition versus vertical stacking in rearrangeable nonblocking networks , 1991, IEEE Trans. Commun..

[7] Janak H. Patel. Performance of Processor-Memory Interconnections for Multiprocessors , 1981, IEEE Transactions on Computers.

[8] Howard Jay Siegel,et al. A survey and comparison of fault-tolerant multistage interconnection networks , 1994 .