130 nm process technology integration of advanced Cu/CVD low k dielectric material-case study of failure analysis and yield enhancement

We reported the failure analysis of 130 nm Cu/CVD low k film back-end-of-line (BEOL) process and successfully identified the root causes of failures leading to electrical yield loss of the process. We also demonstrated the significant yield enhancements through a) optimization of via & trench etch recipes and post-etch clean condition, b) tightened defectivity control and c) in-line monitoring control.

[1]  P. Roper,et al.  Full copper wiring in a sub-0.25 /spl mu/m CMOS ULSI technology , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[2]  K. Barla,et al.  Integration of Fluorine-doped Silicon oxide in copper pilot line for 0.12-µm technology , 2002 .

[3]  T. Ikeda,et al.  A 0.2-/spl mu/m bipolar-CMOS technology on bonded SOI with copper metallization for ultra high-speed processors , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[4]  Pascal Besson,et al.  Integrating of Cu/SiOC in Cu dual damascene interconnect for 0.1-µm technology , 2002 .

[5]  S. Das,et al.  A high performance 1.8 V, 0.20 /spl mu/m CMOS technology with copper metallization , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[6]  C.S. Chang,et al.  Interconnection challenges and the National Technology Roadmap for Semiconductors , 1998, Proceedings of the IEEE 1998 International Interconnect Technology Conference (Cat. No.98EX102).